TDA1310TD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> TDA1310TD

TDA1310TD: DescriptionIC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDSO8, MINI, PLASTIC, SOT-96A, SOP-8, Digital to Analog Converter; CategoryAnalog mixed-signal IC converter; File Size182KB，7 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

TDA1310TD Overview

IC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDSO8, MINI, PLASTIC, SOT-96A, SOP-8, Digital to Analog Converter

TDA1310TD Parametric

Parameter Name	Attribute value
Maker	NXP
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	unknown
Converter type	D/A CONVERTER
Enter bit code	2\'S COMPLEMENT BINARY
Input format	SERIAL
JESD-30 code	R-PDSO-G8
length	4.9 mm
Number of digits	16
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
Maximum seat height	1.75 mm
Nominal settling time (tstl)	0.2 µs
Maximum slew rate	4 mA
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.9 mm

TDA1310TD Related Products

	TDA1310TD	TDA1310P	TDA1310PN	TDA1310T-T	TDA1310TD-T	TDA1310T
Description	IC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDSO8, MINI, PLASTIC, SOT-96A, SOP-8, Digital to Analog Converter	IC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDIP8, Digital to Analog Converter	IC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDIP8, Digital to Analog Converter	IC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDSO8, MINI, PLASTIC, SOT-96A, SOP-8, Digital to Analog Converter	IC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDSO8, MINI, PLASTIC, SOT-96A, SOP-8, Digital to Analog Converter	IC SERIAL INPUT LOADING, 0.2 us SETTLING TIME, 16-BIT DAC, PDSO8, MINI, PLASTIC, SOT-96A, SOP-8, Digital to Analog Converter
Maker	NXP	NXP	NXP	NXP	NXP	NXP
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
Converter type	D/A CONVERTER	D/A CONVERTER	D/A CONVERTER	D/A CONVERTER	D/A CONVERTER	D/A CONVERTER
Enter bit code	2\'S COMPLEMENT BINARY	2\'S COMPLEMENT BINARY	2\'S COMPLEMENT BINARY	2\'S COMPLEMENT BINARY	2\'S COMPLEMENT BINARY	2\'S COMPLEMENT BINARY
Input format	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL
JESD-30 code	R-PDSO-G8	R-PDIP-T8	R-PDIP-T8	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8
length	4.9 mm	9.5 mm	9.5 mm	4.9 mm	4.9 mm	4.9 mm
Number of digits	16	16	16	16	16	16
Number of functions	1	1	1	1	1	1
Number of terminals	8	8	8	8	8	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	DIP	DIP	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	4.2 mm	4.2 mm	1.75 mm	1.75 mm	1.75 mm
Nominal settling time (tstl)	0.2 µs	0.2 µs	0.2 µs	0.2 µs	0.2 µs	0.2 µs
Maximum slew rate	4 mA	4 mA	4 mA	4 mA	4 mA	4 mA
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	THROUGH-HOLE	THROUGH-HOLE	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	3.9 mm	7.62 mm	7.62 mm	3.9 mm	3.9 mm	3.9 mm
Parts packaging code	SOIC	DIP	-	SOIC	SOIC	SOIC
package instruction	SOP,	-	DIP,	SOP,	SOP,	SOP,
Contacts	8	8	-	8	8	8

Recommended Resources

Yanbian triangle decompression starting control circuit

Four crystal filter circuit diagram

Electromechanical Controlled Resistor-Capacitor Coupling Amplifier Circuit

Infrared light control switch circuit

Wireless intercom circuit diagram for listening to FM radio

Power supply undervoltage shutdown circuit

The 90nm process era is full of challenges but can be overcome: To be truly useful, process migration must be implemented so clearly that designers do not need to know the details of how to make the changes to benefit from them. Although most companies' product de...; gaoyanmei PCB Design

Simulation Design Method for RF Low Noise Amplifier: This paper discusses the method of designing the low noise amplifier (LNA) at the receiving end of the radio frequency . The design uses the HP gallium arsenide field effect transistor (HPATF221186). ...; JasonYoo Analog electronics

Sharing my experience of making six and a half with a cost of 200 yuan: 1. IntroductionIt seems incredible to make a six-and-a-half-digit meter with a cost of 200 yuan. However, as the price of 24-bit ADC continues to drop, achieving a six-and-a-half-digit resolution has ...; ehengio MCU

【Fake EETALK】How is your JLINK?: In the past, when using V8, the firmware would drop from time to time, and JLINK would be accidentally burned occasionally. I am sure everyone has experienced this.So, today in the age of V9 and V10, ...; 辛昕 MCU

[Home smart lighting control and indoor environment monitoring system]--3. Familiar with RSL10 development environment: [i=s]This post was last edited by a media student on 2021-5-5 23:24[/i]Follow the "RSL10 GETTING STARTED GUIDE" step by step to complete the RSL10 development environment setup. 1. Preparation It is r...; 传媒学子 onsemi and Avnet IoT Innovation Design Competition

Impression of domestic FPGA Anlu: Some time ago, I saw that Huawei, an international giant, was using domestic FPGAs, and Anlu happened to be one of the suppliers. In the past few days, I saw the trial of Anlu FPGA, and I learned more...; bigbat FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components