GS820E32AGT-138 datasheet, PDF

Datasheet> All Categories > storage> storage> GS820E32AGT-138

GS820E32AGT-138: DescriptionCache SRAM, 64KX32, 9.7ns, CMOS, PQFP100, TQFP-100; Categorystorage storage; File Size345KB，23 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS820E32AGT-138 Overview

Cache SRAM, 64KX32, 9.7ns, CMOS, PQFP100, TQFP-100

GS820E32AGT-138 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Maximum access time	9.7 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	2097152 bit
Memory IC Type	CACHE SRAM
memory width	32
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	65536 words
character code	64000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64KX32
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	PURE MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

GS820E32AT/Q-150/138/133/117/100/66

TQFP, QFP

Commercial Temp

Industrial Temp

Features

• FT pin for user configurable flow through or pipelined operation.

• Dual Cycle Deselect (DCD) Operation.

• 3.3V +10%/-5% Core power supply

• 2.5V or 3.3V I/O supply.

• LBO pin for linear or interleaved burst mode.

• Internal input resistors on mode pins allow floating mode pins.

• Default to Interleaved Pipelined Mode.

• Byte write (BW) and/or global write (GW) operation.

• Common data inputs and data outputs.

• Clock Control, registered, address, data, and control.

• Internal Self-Timed Write cycle.

• Automatic power-down for portable applications.

• JEDEC standard 100-lead TQFP or QFP package.

-150

Pipeline tCycle 6.6ns

3-1-1-1 t

3.8ns

270mA

Flow tCycle 10.5ns

Through t

9ns

2-1-1-1 I

170mA

-138

-133

-117

-100

-66

7.25ns 7.5ns 8.5ns 10ns 12.5ns

4ns

4.5

5ns

6ns

245mA 240mA 210mA 180mA 150mA

15ns 15ns 15ns 15ns 20ns

9.7ns 10ns 11ns 12ns 18ns

120mA 120mA 120mA 120mA 95mA

64K x 32

2M Synchronous Burst SRAM

Flow Through / Pipeline Reads

150Mhz - 66Mhz

9ns - 18ns

3.3V VDD

3.3V & 2.5V I/O

The function of the Data Output register can be controlled by the user

via the FT mode pin/bump (Pin 14 in the TQFP, bump 1F in the FP-

BGA). Holding the FT mode pin/bump low, places the RAM in Flow

through mode, causing output data to bypass the Data Output

activating the rising edge triggered Data Output Register.

DCD Pipelined Reads

The GS820E32A is a DCD (Dual Cycle Deselect) pipelined

synchronous SRAM. SCD (Single Cycle Deselect) versions are also

available. DCD SRAMs pipeline disable commands to the same

degree as read commands. DCD RAMs hold the deselect command

for one full cycle and then begin turning off their outputs just after the

second rising edge of clock.

Byte Write and Global Write

Byte write operation is performed by using byte write enable (BW)

input combined with one or more individual byte write signals (Bx). In

addition, Global Write (GW) is available for writing all bytes at one

time, regardless of the Byte Write control inputs.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of

the ZZ signal, or by stopping the clock (CK). Memory data is retained

during Sleep mode.

Functional Description

Applications

The GS820E32A is a 2,097,152 bit high performance synchronous

SRAM with a 2 bit burst address counter. Although of a type originally

developed for Level 2 Cache applications supporting high

performance CPU’s, the device now finds application in synchronous

SRAM applications ranging from DSP main store to networking chip

set support.

Core and Interface Voltages

The GS820E32A operates on a 3.3V power supply and all inputs/

outputs are 3.3V and 2.5V compatible. Separate output power (V

DDQ

)

pins are used to de-couple output noise from the internal circuit.

Controls

Addresses, data I/O’s, chip enables (E

, E

), address burst control

inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW, GW) are

synchronous and are controlled by a positive edge triggered clock

input (CK). Output enable (G) and power down control (ZZ) are

asynchronous inputs. Burst cycles can be initiated with either ADSP

or ADSC inputs. In Burst mode, subsequent burst addresses are

generated internally and are controlled by ADV. The burst address

counter may be configured to count in either linear or interleave order

with the Linear Burst Order (LBO) input. The Burst function need not

be used. New addresses can be loaded on every cycle with no

degradation of chip performance.

Rev: 1.04 3/2000

1/23

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Car anti-theft system module circuit design based on fingerprint recognition

μPC1335V power amplifier circuit diagram

Exhaust fan automatic control circuit

555 multi-speed electronic metronome circuit

Thores full-channel antenna amplifier circuit improved type

Computer motherboard circuit diagram 810 3_15

【Smart Sports Watch】Work Submission: Smart Sports WatchAuthor: hehung1. Introduction This work is a smart sports watch, which can realize time, alarm, stopwatch, step counting, Bluetooth reminder, temperature and humidity, air pressure a...; hehung onsemi and Avnet IoT Innovation Design Competition

TMS320F2812 complete program to implement SVPWM: //########################################################################### // // FILE:DSP281x_Ev.c // // TITLE:DSP281x Event Manager InitializationSupport Functions. // //##########################...; 灞波儿奔 DSP and ARM Processors

The Secret of Odometer Data: Elysee LCD odometer data (7592KM) Chip model: 93C46 00000000 17 00 75 92 17 00 75 92 17 00 75 92 17 00 75 92 ..u.'.u...u...u. 00000010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ ...; aabbcc Automotive Electronics

You no longer have to go to Shandong to learn how to operate an excavator!: ...; freebsder RF/Wirelessly

C Language Manual: Shared C language manual, hoping to bring useful content to others...; liuyy0928 DSP and ARM Processors

How to Reduce EMI in Switching Power Supplies: The power MOSFET of the switching power supply is installed on the circuit board. Due to the stray capacitance and parasitic inductance of the MOSFET routing and loop on the circuit board, the higher ...; 伟林电源 Power technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components