7921-1818-AB datasheet, PDF - EEWORLD Datasheet

7921-1818-AB: DescriptionData Line Filter, 1 Function(s), 100V, 5A,; CategoryAnalog mixed-signal IC filter; File Size122KB，6 Pages; ManufacturerTusonix; Websitehttp://www.tusonix.com

Download Datasheet Parametric View All

7921-1818-AB Overview

Data Line Filter, 1 Function(s), 100V, 5A,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Tusonix
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	C-TYPE CIRCUIT
capacitance	68 µF
filter type	DATA LINE FILTER
high	12.7 mm
Maximum insertion loss	16 dB
Minimum insulation resistance	10000 MΩ
JESD-609 code	e3
length	65.02 mm
Manufacturer's serial number	79
Installation type	THROUGH HOLE MOUNT
Number of functions	1
physical size	L65.02XB8.0XH12.7 (mm)/L2.56XB0.315XH0.5 (inch)
Rated current	5 A
Rated voltage	100 V
Terminal surface	Matte Tin (Sn)
width	8 mm

Common power symbols and their meanings: Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...; 成都亿佰特 Switching Power Supply Study Group

EEWORLD University - Teach you how to learn LittleVGL: Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...; 桂花蒸 MCU

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 FPGA/CPLD

5. Common Emitter Amplifier Circuit: 1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...; wang27349715 Analog electronics

FPGA Design and Implementation of HDLC Control Protocol.pdf: FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...; zxopenljx EE_FPGA Learning Park

【Silicon Labs Development Kit Review 03】+IO/Uart Usage: [i=s]This post was last edited by jone5 on 2021-7-26 00:34[/i]Uart usageI have not yet analyzed the clock tree in depth, but only used Uart and Io. The usage experience of SimplicityStudio-5 is simila...; jone5 Development Kits Review Area

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components