XWS1212-TS81V datasheet, PDF - EEWORLD Datasheet

XWS1212-TS81V: DescriptionDC-DC Regulated Power Supply Module, 1 Output, 150W, Hybrid; CategoryPower/power management The power supply circuit; File Size391KB，4 Pages; ManufacturerBel Fuse

Download Datasheet Parametric View All

XWS1212-TS81V Overview

DC-DC Regulated Power Supply Module, 1 Output, 150W, Hybrid

Parameter Name	Attribute value
Brand Name	Power-One
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Bel Fuse
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	20 V
Minimum input voltage	10 V
Nominal input voltage	12 V
JESD-30 code	R-XUFM-P13
JESD-609 code	e0
Number of functions	1
Output times	1
Number of terminals	13
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Maximum output voltage	13.2 V
Minimum output voltage	10.8 V
Nominal output voltage	12 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	OTHER
Terminal surface	TIN LEAD
Terminal form	PIN/PEG
Terminal location	UPPER
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	150 W
Fine-tuning/adjustable output	YES

Lead Angle/Conduction Angle of Brushless DC Motor: Author: Garrick Dai In the control of brushless DC motors (BLDC), Lead Angle is often used, whether for sensored or sensorless motors. Because the motor coil is an inductive load, the current in the c...; alan000345 TI Technology Forum

Last day of auction: FRDM mini shield September 27th 12:00-September 28th 11:59: [size=4][color=#ff0000][b]Bidding dynamics: [/b][/color][/size][url=https://home.eeworld.com.cn/space-uid-350640.html]stormbreaker[/url] [size=4][color=#ff0000][b] 1000 core coins[/b][/color][/size] [...; okhxyyo Talking

FIR filter design based on FPGA (source code download attached): [b][color=rgb(51, 51, 51)][font=宋体][size=14pt]1.1 [/size][/font][/color][b][color=rgb(51, 51, 51)][font=宋体][size=14pt]Top-level interface[/size][/font][/color][/b][/b]Full source code and full article...; njiggih FPGA/CPLD

About the Japanese: ( 1) Four surgeons sat around and talked about what kind of people they liked to operate on. The first doctor said, "I like to operate on librarians the most. When you open their bodies, everything is...; 890 Talking

The timing relationship between voltage and current lead and lag: [table=98%,rgb(222, 240, 251)] [tr][td]https://mp.weixin.qq.com/s?__biz=MjM5MTg2OTg4Nw==&mid=2655926987&idx=2&sn=2df53cbeae440ec319dad1d3658d3112&chksm=bd14641b8a63ed0dc6258c171b5f4ba58afbec6e302eb4d0...; QWE4562009 Integrated technical exchanges

NE555 Internal Structure: Internal structure diagram of 555 timerHD pictures...; dcexpert MicroPython Open Source section

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components