SFH600-1-X002 datasheet, PDF - EEWORLD Datasheet

SFH600-1-X002: DescriptionTransistor Output Optocoupler, 1-Element, 5300V Isolation, DIP-6; CategoryLED optoelectronic/LED photoelectric; File Size109KB，4 Pages; ManufacturerSIEMENS; Websitehttp://www.infineon.com/

Download Datasheet Parametric View All

SFH600-1-X002 Overview

Transistor Output Optocoupler, 1-Element, 5300V Isolation, DIP-6

Parameter Name	Attribute value
Maker	SIEMENS
package instruction	DIP-6
Reach Compliance Code	unknown
Other features	UL RECOGNIZED, HIGH RELIABILITY
Coll-Emtr Bkdn Voltage-Min	70 V
Configuration	SINGLE
Nominal current transfer ratio	63%
Maximum dark power	35 nA
Maximum forward current	0.06 A
Maximum insulation voltage	5300 V
Number of components	1
Maximum operating temperature	100 °C
Minimum operating temperature	-55 °C
Optoelectronic device types	TRANSISTOR OUTPUT OPTOCOUPLER

SensorTile.box firmware upgrade first experience: After getting the SensorTile.box, remove the outer shell and look at the board directly. The PCB layout is small and exquisite. The battery is almost empty, connect the USB cable to charge, and the re...; 冒险武者 ST MEMS Sensor Creative Design Competition

EPLAN P8 Advanced Tutorial (Chinese): Introducing a book for learning EPLAN operation___EPLAN P8 Advanced Tutorial (Chinese)...; Billwu Download Centre

[ESP32-Audio-Kit Audio Development Board Review] Part 3 play_mp3_control: 1. Prerequisites The premise for implementing the contents of this section is that the official ESP-IDF framework and ESP-ADF framework of Espressif have been successfully compiled. Here we use the es...; wo4fisher RF/Wirelessly

PCB manufacturing experience summary (2): [i=s]This post was last edited by 18379433374 on 2019-3-7 10:46[/i] [size=5][color=#00bfff][b]This sharing is based on [url=https://en.eeworld.com/bbs/type-68-79-1.html]PCB Production Experience Summa...; 18379433374 PCB Design

[Telink B91 Universal Development Kit] Questions about the functions of TX and RX on the burning tool: In the previous post (https://en.eeworld.com/bbs/thread-1219308-1-1.html), the program was successfully downloaded using the burning tool. Only the GND and SWM pins were used.In addition to these two ...; freeelectron RF/Wirelessly

FPGA Design Process: FPGA Design Process...; zxopenljx EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components