EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ATT3064-5H132

Description
Field Programmable Gate Array, 190MHz, 224-Cell, CMOS, PPGA132
CategoryProgrammable logic devices    Programmable logic   
File Size3MB,68 Pages
ManufacturerLSC/CSI
Websitehttps://lsicsi.com
Download Datasheet Parametric View All

ATT3064-5H132 Overview

Field Programmable Gate Array, 190MHz, 224-Cell, CMOS, PPGA132

ATT3064-5H132 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerLSC/CSI
Objectid1437160595
Parts packaging codePGA
package instructionPGA, PGA132,14X14
Contacts132
Reach Compliance Codeunknown
compound_id11437932
Other featuresTYP. GATES = 3500-4500
maximum clock frequency190 MHz
Combined latency of CLB-Max4.1 ns
JESD-30 codeS-PPGA-P132
JESD-609 codee0
Configurable number of logic blocks224
Equivalent number of gates3500
Number of entries110
Number of logical units224
Output times110
Number of terminals132
Maximum operating temperature70 °C
Minimum operating temperature
organize224 CLBS, 3500 GATES
Package body materialPLASTIC/EPOXY
encapsulated codePGA
Encapsulate equivalent codePGA132,14X14
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
Maximum time at peak reflow temperatureNOT SPECIFIED
STM32-Clock Number and Systick Precision Delay 01
[b][color=#000]STM32 clock tree[/color][/b][b][color=#000]STM32[/color][color=#000]Introduction to the clock system[/color][/b][align=left]In the CPU, the clock system is like a human heart, giving th...
龙章 ARM Technology
ADC_DAC Basics
ADC_DAC Basics...
雷北城 EE_FPGA Learning Park
[Help] How should I set the pull-up or pull-down resistor for ZYNQ's MIO?
In vivado, the PullType of MIO20 is pull-up. I want to remove the pull-up or change it to pull-down, but these parameters cannot be modified. I also did not find the function to set the pull-up or pul...
littleshrimp FPGA/CPLD
TCP_IP Socket Programming Example
TCP_IP Socket Programming Example...
lorant Embedded System
Self-study career selection: Selection of popular self-study majors in 2006
Logistics Management——The "Golden Key" to Opening Modern Logistics   During the interview, many students expressed their interest in the "logistics" industry, but they didn't know what "logistics" was...
fighting Talking about work
Solutions to strong electromagnetic interference problems
Due to the dense high-voltage power lines in power plants or substations, spatial electromagnetic interference and power intrusion interference are particularly serious. In order to ensure the normal ...
xieking Power technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号