EEWORLDEEWORLDEEWORLD

Part Number

Search

V58C2512404SDLI4H

Description
DDR DRAM, 128MX4, CMOS, PDSO66, 0.400 INCH, ROHS COMPLIANT, PLASTIC, MS-024FC, TSOP2-66
Categorystorage    storage   
File Size1MB,61 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance
Download Datasheet Parametric View All

V58C2512404SDLI4H Overview

DDR DRAM, 128MX4, CMOS, PDSO66, 0.400 INCH, ROHS COMPLIANT, PLASTIC, MS-024FC, TSOP2-66

V58C2512404SDLI4H Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerProMOS Technologies Inc
Parts packaging codeTSSOP2
package instructionTSOP2,
Contacts66
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G66
length22.22 mm
memory density536870912 bit
Memory IC TypeDDR DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals66
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize128MX4
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
V58C2512(804/404/164)SD
HIGH PERFORMANCE 512 Mbit DDR SDRAM
4 BANKS X 16Mbit X 8 (804)
4 BANKS X 32Mbit X 4 (404)
4 BANKS X 8Mbit X 16 (164)
4
DDR500
Clock Cycle Time (t
CK2
)
Clock Cycle Time (t
CK2.5
)
Clock Cycle Time (t
CK3
)
System Frequency (f
CK max
)
-
-
4ns
250 MHz
5
DDR400
7.5ns
6ns
5ns
200 MHz
6
DDR333
7.5ns
6ns
-
166 MHz
75
DDR266
-
7.5ns
-
133 MHz
Features
-
-
-
-
-
-
Description
The V58C2512(804/404/164)SD is a four bank DDR
DRAM organized as 4 banks x 16Mbit x 8 (804), 4 banks x
32Mbit x 4 (404), 4 banks x 8Mbit x 16 (164). The
V58C2512(804/404/164)SD achieves high speed data
transfer rates by employing a chip architecture that
prefetches multiple bits and then synchronizes the output
data to a system clock.
All of the control, address, circuits are synchronized
with the positive edge of an externally supplied clock. I/O
transactions are occurring on both edges of DQS.
Operating the four memory banks in an interleaved
fashion allows random access operation to occur at a
higher rate than is possible with standard DRAMs. A se-
quential and gapless data rate is possible depending on
burst length, CAS latency and speed grade of the device.
-
-
-
-
-
-
-
-
-
-
-
-
-
High speed data transfer rates with system frequency
up to 250MHz
Data Mask for Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 2.5, 3
Programmable Wrap Sequence: Sequential
or Interleave
Programmable Burst Length:
2, 4, 8 for Sequential Type
2, 4, 8 for Interleave Type
Automatic and Controlled Precharge Command
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 60 Ball FBGA and 66 Pin TSOP II
SSTL-2 Compatible I/Os
Double Data Rate (DDR)
Bidirectional Data Strobe (DQS) for input and output
data, active on both edges
On-Chip DLL aligns DQ and DQs transitions with CK
transitions
Differential clock inputs CK and CK
Power Supply 2.5V ± 0.2V
tRAS lockout supported
Concurrent auto precharge option is supported
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
-40°C to 85°C
Package Outline
JEDEC 66 TSOP II
60 FBGA
CK Cycle Time (ns)
-4
Power
-75
-5
-6
Std.
L
Temperature
Mark
Blank
I
V58C2512(804/404/164)SD Rev.1.8 September 2010
1
The difference between NB-IOT and Lora
[size=4]1. Introduction [/size] [size=4] The wireless technologies of the Internet of Things are mainly divided into two categories: [/size] [size=4] (1) One category is short-range communication tech...
fish001 Wireless Connectivity
[TI High Precision Laboratory] In the course, when calculating the offset voltage error, is it not necessary to calculate the offset voltage error of the second-stage op amp?
Recently, I came across a course about calculating the error of the output voltage caused by the input offset voltage and input bias current of an op amp. The information I found on Baidu was scattere...
迈尔风随 Analogue and Mixed Signal
Does anyone know: Can one ZLL remote control control 3 ZLL lights at the same time?
1. Can one ZLL remote control control three ZLL lights at the same time? 2. If it can control three lights at the same time, how are they connected? Are they all in the same network? How can the remot...
Jacktang Wireless Connectivity
Does anyone have the Chinese version of the RL78F12 chip datasheet?
Big guys, please help~...
YZJYZJYZJ Renesas Electronics MCUs
Optimizing EMC and Efficiency in High Power DC/DC Converters Part 1
Choosing the right capacitor type, power inductor, switching frequency, and semiconductors is critical to the efficiency of a DC/DC switching power supply controller. Making the right choice is not ea...
okhxyyo Power technology
Common Problems in RF Circuit Design
[size=4][color=#000000][backcolor=white]1. Interference between digital circuit modules and analog circuit modules[/backcolor][/color][/size] [size=4][color=#000000][backcolor=white] [/backcolor][/col...
fish001 Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号