HEC4068BDB datasheet, PDF - EEWORLD Datasheet

HEC4068BDB: DescriptionIC 4000/14000/40000 SERIES, 8-INPUT NAND GATE, CDIP14, Gate; Categorylogic logic; File Size36KB，2 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

HEC4068BDB Overview

IC 4000/14000/40000 SERIES, 8-INPUT NAND GATE, CDIP14, Gate

Parameter Name	Attribute value
Maker	NXP
package instruction	DIP,
Reach Compliance Code	unknown
series	4000/14000/40000
JESD-30 code	R-GDIP-T14
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
Number of functions	1
Number of entries	8
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	195 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	15 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

	HEC4068BDB	HEF4068BPB	HEF4068BDB
Description	IC 4000/14000/40000 SERIES, 8-INPUT NAND GATE, CDIP14, Gate	IC 4000/14000/40000 SERIES, 8-INPUT NAND GATE, PDIP14, Gate	IC 4000/14000/40000 SERIES, 8-INPUT NAND GATE, CDIP14, Gate
package instruction	DIP,	DIP,	DIP,
Reach Compliance Code	unknown	unknown	unknown
series	4000/14000/40000	4000/14000/40000	4000/14000/40000
JESD-30 code	R-GDIP-T14	R-PDIP-T14	R-GDIP-T14
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE
Number of functions	1	1	1
Number of entries	8	8	8
Number of terminals	14	14	14
Maximum operating temperature	125 °C	85 °C	85 °C
Minimum operating temperature	-55 °C	-40 °C	-40 °C
Package body material	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED
encapsulated code	DIP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE
propagation delay (tpd)	195 ns	195 ns	195 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	4.2 mm	5.08 mm
Maximum supply voltage (Vsup)	15 V	15 V	15 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	NO	NO	NO
technology	CMOS	CMOS	CMOS
Temperature level	MILITARY	INDUSTRIAL	INDUSTRIAL
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL
width	7.62 mm	7.62 mm	7.62 mm
Base Number Matches	-	1	1

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components