EEWORLDEEWORLDEEWORLD

Part Number

Search

V58C2512164SALF5I

Description
DDR DRAM, 32MX16, 0.65ns, CMOS, PBGA60, ROHS COMPLIANT, MO-207, FBGA-60
Categorystorage    storage   
File Size914KB,60 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance  
Download Datasheet Parametric View All

V58C2512164SALF5I Overview

DDR DRAM, 32MX16, 0.65ns, CMOS, PBGA60, ROHS COMPLIANT, MO-207, FBGA-60

V58C2512164SALF5I Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerProMOS Technologies Inc
Parts packaging codeDSBGA
package instructionTBGA,
Contacts60
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time0.65 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PBGA-B60
length12 mm
memory density536870912 bit
Memory IC TypeDDR DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals60
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.5 V
Nominal supply voltage (Vsup)2.6 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width10 mm
V58C2512(804/404/164)SA*I
HIGH PERFORMANCE 512 Mbit DDR SDRAM
4 BANKS X 16Mbit X 8 (804)
4 BANKS X 32Mbit X 4 (404)
4 BANKS X 8Mbit X 16 (164)
5
DDR400
Clock Cycle Time (t
CK2
)
Clock Cycle Time (t
CK2.5
)
Clock Cycle Time (t
CK3
)
System Frequency (f
CK max
)
7.5 ns
6ns
5ns
200 MHz
6
DDR333
7.5 ns
6 ns
6 ns
166 MHz
Features
High speed data transfer rates with system frequency
up to 200MHz
Data Mask for Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 2.5, 3
Programmable Wrap Sequence: Sequential
or Interleave
Programmable Burst Length:
2, 4, 8 for Sequential Type
2, 4, 8 for Interleave Type
Automatic and Controlled Precharge Command
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8096 cycles/64 ms
Available in 60 Ball FBGA AND 66 Pin TSOP II
SSTL-2 Compatible I/Os
Double Data Rate (DDR)
Bidirectional Data Strobe (DQS) for input and output
data, active on both edges
On-Chip DLL aligns DQ and DQs transitions with CK
transitions
Differential clock inputs CK and CK
Power Supply 2.5V ± 0.2V
Power Supply 2.6V ± 0.1V for DDR400
tRAS lockout supported
Concurrent auto precharge option is supported
Industrial Temp (TA): -40C to +85C
*Note:
(-5) Supports PC3200 module with 3-3-3 timing
(-6) Supports PC2700 module with 2.5-3-3 timing
Description
The V58C2512(804/404/164)SA*I is a four bank DDR
DRAM organized as 4 banks x 16Mbit x 8 (804), 4 banks x
32Mbit x 4 (404), 4 banks x 8Mbit x 16 (164). The
V58C2512(804/404/164)SA*I achieves high speed data
transfer rates by employing a chip architecture that
prefetches multiple bits and then synchronizes the output
data to a system clock.
All of the control, address, circuits are synchronized
with the positive edge of an externally supplied clock. I/O
transactions are occurring on both edges of DQS.
Operating the four memory banks in an interleaved
fashion allows random access operation to occur at a
higher rate than is possible with standard DRAMs. A se-
quential and gapless data rate is possible depending on
burst length, CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
-40°C to +85°C
V58C2512(804/404/164)SA*I Rev.1.6 May 2007
Package Outline
JEDEC 66 TSOP II
60 FBGA
CK Cycle Time (ns)
-5
Power
Std.
-6
L
Temperature
Mark
I
1
Crazy Shell AI open source drone serial port (visual data acquisition)
OPENMV Module IntroductionOPENMV is an open source, low-cost, powerful machine vision module. With STM32F767 as the core, it integrates the OV7725 camera chip. On this compact hardware module, it effi...
fengke Creative Market
Questions about adjustable color temperature LED lamp circuit
Hello, everyone!LED color temperature adjustable secondary output circuit, what is the function of the red circled part in the figure? Please advise! Thank you...
wzk198005 Analog electronics
STM32+AD9832
Actually I want C language, this program is assembly language...
liming@ Download Centre
Oscilloscope test of auto repair model CAN line test
Review of the Macosin Auto Repair Oscilloscope ATO1104Auto repair oscilloscope to measure intake pressure sensorAuto Repair Oscilloscope Test CAN Line...
Micsig麦科信 Integrated technical exchanges
How to Accurately Test Phase Noise
RF Test Notes is a column where frontline engineers in the industry introduce RF microwave test technology through a combination of theory and practice, mainly covering noise figure, digital modulatio...
btty038 RF/Wirelessly
[NXP Rapid IoT Review] Power on (finally received the goods)
Finally received the goods, I think I should be the last one to receive the goods! ~ Let's not talk about it, let's take a look at the pictures first!There is also a detailed description[b][color=#5E7...
dvd1478 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号