ALDP-67202AL-20 datasheet, PDF

Datasheet> All Categories > storage> storage> ALDP-67202AL-20

ALDP-67202AL-20: DescriptionFIFO, 1KX9, 20ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28; Categorystorage storage; File Size181KB，17 Pages; ManufacturerTEMIC; Websitehttp://www.temic.de/

Download Datasheet Parametric View All

ALDP-67202AL-20 Overview

FIFO, 1KX9, 20ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28

ALDP-67202AL-20 Parametric

Parameter Name	Attribute value
Maker	TEMIC
package instruction	0.400 INCH, FP-28
Reach Compliance Code	unknown
Maximum access time	20 ns
period time	30 ns
JESD-30 code	R-CDFP-F28
memory density	9216 bit
memory width	9
Number of functions	1
Number of terminals	28
word count	1024 words
character code	1000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	1KX9
Output characteristics	3-STATE
Exportable	NO
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	FLATPACK
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	FLAT
Terminal location	DUAL

Preview

Download Datasheet

View All

M67201A/M67202A

512

9 & 1 K

9 CMOS Parallel FIFO

Introduction

The M67201A/202A implement a first-in first-out

algorithm, featuring asynchronous read/write operations.

The FULL and EMPTY flags prevent data overflow and

underflow. The Expansion logic allows unlimited

expansion in word size and depth with no timing

penalties. Twin address pointers automatically generate

internal read and write addresses, and no external address

information are required for the TEMIC FIFOs. Address

pointers are automatically incremented with the write pin

and read pin. The 9 bits wide data are used in data

communications applications where a parity bit for error

checking is necessary. The Retransmit pin reset the Read

pointer to zero without affecting the write pointer. This is

very useful for retransmitting data when an error is

detected in the system.

Using an array of eigh transistors (8 T) memory cell and

fabricated with the state of the art 1.0

µm

lithography

named SCMOS, the M 67201A/202A combine an

extremely low standby supply current (typ = 1.0

µA)

with

a fast access time at 25 ns over the full temperature range.

All versions offer battery backup data retention capability

with a typical power consumption at less than 5

µW.

For military/space applications that demand superior

levels

performance

and

reliability

the

M 67201A/202A is processed according to the methods

of the latest revision of the MIL STD 883 (class B or S)

and/or ESA SCC 9000.

Features

First-in first-out dual port memory

512

9 organisation (M 67201A)

1024

9 organisation (M 67202A)

Fast access time

20*, 25, 35, 45, 55 ns, commercial, industrial and

automotive

20*, 25, 30, 40, 50 ns, military

Wide temperature range :

– 55°C to + 125°C

67201AL/202AL low power 67201AV/202AV very low

power

Fully expandable by word width or depth

* Preview. Please Consult Sales.

Asynchronous read/write operations

Empty, full and half flags in single device mode

Retransmit capability

Bi-directional applications

Battery back-up operation : 2 V data retention

TTL compatible

Single 5 V

10 % Power Supply (1)

High performance SCMOS technology

(1) 3.3 V versions are also available. Please consult sales.

MATRA MHS

Rev. D (11 April. 97)

Recommended Resources

Switching power supply circuit diagram composed of FA500

20Hz High Pass Turntable Noise Filter

Series switching power supply circuit composed of CW3524 01

Voltage stabilizing circuit with high operating voltage

TDA1010A power amplifier circuit

Field output circuit: OTL discrete

Transformer noise: When the ADJ voltage is more than 10V, there is a squeaking noise, but when it is adjusted to about 20V, the noise disappears. Why is this happening?...; tangwei8802429 Analog electronics

The circuit board failed the EMC certification, and the signal is unstable! Why can I just add a small return capacitor?: In high-speed PCB design, the requirements for EMI and EMC are very high. In the design, it is impossible for humans to perfectly solve EMC and EMI problems. We can only grasp some methods in the deta...; ohahaha PCB Design

Uninstall and reinstall IAR EM8051: [size=5] When running the ZigBee sample program, I found that the version was too low. After installing 7.50, I found that it could not be used. I used 360 to uninstall and reinstall, but it still did...; Jacktang Microcontroller MCU

Doherty Amplifier: Today we will learn about Doherty amplifiers. As an RF engineer, do you want to leave your name in the industry? Just invent an RF device named after you. In addition to the Smith original diagram , W...; btty038 RF/Wirelessly

EEWORLD University----[High Precision Laboratory] Motor Drive: Stepper Motor Driver: [High Precision Lab] Motor Drive: Stepper Motor Driver : https://training.eeworld.com.cn/course/5604...; hi5 Analog electronics

2812 TxPR register write failure caused by TxCON highest bit: In the CCS simulation environment, the value update of the 2812 TxPR register will be affected by the highest bit in TxCON ( free bit, 0 means that the simulation suspension will stop the timing, and ...; 灞波儿奔 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components