MLQR-67024L-70 datasheet, PDF - EEWORLD Datasheet

MLQR-67024L-70: DescriptionMulti-Port SRAM, 4KX16, 70ns, CMOS, CQCC84; Categorystorage storage; File Size717KB，22 Pages; ManufacturerMatra MHS

Download Datasheet Parametric View All

MLQR-67024L-70 Overview

Multi-Port SRAM, 4KX16, 70ns, CMOS, CQCC84

Parameter Name	Attribute value
Maker	Matra MHS
package instruction	,
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Maximum access time	70 ns
Other features	INTERRUPT FLAG; ARBITER; SEMAPHORE
JESD-30 code	S-GQCC-J84
memory density	65536 bit
Memory IC Type	MULTI-PORT SRAM
memory width	16
Number of functions	1
Number of ports	2
Number of terminals	84
word count	4096 words
character code	4000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	4KX16
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, GLASS-SEALED
Package shape	SQUARE
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Minimum standby current	2 V
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	J BEND
Terminal location	QUAD

A low voltage and high current developed using MAX1771: A low voltage and high current developed using MAX1771...; zbz0529 RF/Wirelessly

Xunwei IMX6 development board non-device tree source code compilation environment construction (I): This section applies to the system compilation of ITOP-IMX6Q (commercial grade 2G+16G), ITOP-IMX6Q (industrial grade 1G+8G), and ITOP-IMX6D (commercial grade 1G+8G)with kernel version 3.0.35.13.1 Comp...; 遥寄山川 ARM Technology

Execution process before keil main: After the hardware is reset, the first step is to execute the reset handler. The entry of this program is in the startup code (by default). Here is an excerpt of the reset processing entry code of cor...; Aguilera Microcontroller MCU

Why introduce OC gate?: [size=4]In actual use, sometimes it is necessary to connect the output ends of two or more NAND gates to the same wire, and transmit the data (state level) on these NAND gates through the same wire. T...; fish001 Analogue and Mixed Signal

C++ Advanced: C++/OPP/OOD Series: Level 1: Syntax/Semantics (C++) [Lippman2000] Essential C++ Essential C++,by Stanley B. Lippman Addison Wesley Longman 2000,276 pages Essential C++ Chinese version, translated by H...; Aguilera DSP and ARM Processors

A summary of the salaries of major domestic companies in 2005: A summary of the salaries of major domestic companies in 2005 　　　　Japan's SONY 10,000/month, only graduate students are needed 　　　　　　South Korea's Samsung Electronics China headquarters 250,000/year ...; embgd Industrial Control Electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components