74LVC2G34GV-Q100 datasheet, PDF

Datasheet> All Categories > logic> logic> 74LVC2G34GV-Q100

74LVC2G34GV-Q100: DescriptionBuffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6; Categorylogic logic; File Size101KB，14 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74LVC2G34GV-Q100 Overview

Buffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6

74LVC2G34GV-Q100 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Nexperia
package instruction	TSOP,
Reach Compliance Code	compliant
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G6
JESD-609 code	e3
length	2.9 mm
Logic integrated circuit type	BUFFER
Humidity sensitivity level	1
Number of functions	2
Number of entries	1
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	10.8 ns
Filter level	AEC-Q100
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.95 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	1.5 mm

Preview

Download Datasheet

View All

74LVC2G34-Q100

Dual buffer gate

Rev. 1 — 1 August 2012

Product data sheet

1. General description

The 74LVC2G34-Q100 provides two buffers.

Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of

these devices in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I

OFF

The I

OFF

circuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits



Automotive product qualification in accordance with AEC-Q100 (Grade 1)



Specified from

40 C

to +85

C

and from

40 C

to +125

C



Wide supply voltage range from 1.65 V to 5.5 V



5 V tolerant inputs for interfacing with 5 V logic



High noise immunity



Complies with JEDEC standard:



JESD8-7 (1.65 V to 1.95 V)



JESD8-5 (2.3 V to 2.7 V)



JESD8B/JESD36 (2.7 V to 3.6 V)



ESD protection:



MIL-STD-883, method 3015 exceeds 2000 V



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0

)



24

mA output drive (V

= 3.0 V)



CMOS low power consumption



Latch-up performance exceeds 250 mA



Direct interface with TTL levels



Multiple package options

74LVC2G34GV-Q100 Related Products

	74LVC2G34GV-Q100	935299052125	935299051125	74LVC2G34GW-Q100
Description	Buffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6	LVC/LCX/Z SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6, PLASTIC, SOT-363, SC-88, 6 PIN	LVC/LCX/Z SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6, PLASTIC, SC-74, SOT-457, TSOP-6	Buffer, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6
Is it Rohs certified?	conform to	conform to	conform to	conform to
package instruction	TSOP,	TSSOP,	TSSOP,	TSSOP,
Reach Compliance Code	compliant	compliant	compliant	compliant
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDSO-G6	R-PDSO-G6	R-PDSO-G6	R-PDSO-G6
JESD-609 code	e3	e3	e3	e3
length	2.9 mm	2 mm	2.9 mm	2 mm
Logic integrated circuit type	BUFFER	BUFFER	BUFFER	BUFFER
Humidity sensitivity level	1	1	1	1
Number of functions	2	2	2	2
Number of entries	1	1	1	1
Number of terminals	6	6	6	6
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP	TSSOP	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	10.8 ns	10.8 ns	10.8 ns	10.8 ns
Filter level	AEC-Q100	AEC-Q100	AEC-Q100	AEC-Q100
Maximum seat height	1.1 mm	1.1 mm	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1.65 V	1.65 V	1.65 V	1.65 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	3.3 V	1.8 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.95 mm	0.65 mm	0.95 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
width	1.5 mm	1.25 mm	1.5 mm	1.25 mm
Maker	Nexperia	-	Nexperia	Nexperia
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	-	260
Maximum time at peak reflow temperature	30	NOT SPECIFIED	-	30

Recommended Resources

Analysis of rectifier circuit types and principles

Dry battery charger circuit

Full-wave capacitor step-down rectifier circuit b

Thermal relay detector circuit

TA7271P audio IC circuit diagram

Single-phase full-bridge PWM rectifier circuit schematic diagram

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components