In China, Taiwan, Japan: Tel: 1-603-598-0075 • In Korea, Singapore, Australia, India: Tel: 1-203-853-4433 • Fax: 1-203-849-1423
Vectron International reserves the right to make changes to the product(s) and/or information contained herein without notice.
No liability is assumed as a result of their use or application.
No rights under any patent accompany the sale of any such product(s) or information.
www.vectron.com
J-Type Voltage Controlled Crystal Oscillator
Pin Information
Table 1. Pin Function
Pin
Symbol
1
1
2 (5)
3
4
1
5 (2)
6
V
C
N.C.
GND
Output
Tri-State
V
DD
Function
VCXO Control Voltage
No User Connection
Case Ground
VCXO Output
TTL Low to Disable Output. TTL High or Float to Enable Output.
Power Supply Voltage (3.0 V
±10%,
3.3 V
±10%
or 5.0 V
±10%)
6
5
4
TOP VIEW
1
2
3
1. Alternate pin configuration for tri-state control on pin2. Alternate configuration is indicated by the last letter of the code “D” as indicated in table 6.
Performance Characteristics
Table 2. Electrical Performance
Parameter
Supply Voltage
1
Symbol
V
DD
I
DD
Minimum
0.9* V
DD
Typical
V
DD
Maximum
1.1* V
DD
Units
V
mA
V
Supply Current
Output Voltage Levels
Output High
Output Low
Transition times
Rise Time
Fall Time
Duty Cycle
3
4
2
2
10 mA + 0.25 mA/MHz Typical
0.8*V
DD
0.1* V
DD
5.0
5.0
45
183E-6
50
55
155.52
V
OH
V
OL
T
R
T
F
D
f
0
APR
V
C
V
0
I
C
5
V
ns
ns
%
MHz
ppm
V
V
µA
kHz
ppm/V
dBc/Hz
Nominal Output Frequency
Absolute Pull Range
Control Voltage
Center Voltage
See Part Numbering and APR Section
0
V
DD
Please Contact VTI for Details
-1
10
150
Contact VTI for Phase Noise Specifications
1
Leakage Current of Control Input
Control Voltage Bandwidth (-3 dB, V
C
=0.5*V
DD
)
Gain Slope @ V
0
Phase Noise
BW
∆f/∆V
C
φ
N
1. A 0.1
µF
low frequency tantalum bypass capacitor in parallel with a 0.01
µF
high frequency ceramic capacitor is recommended.
2. Figure 1 defines these parameters. Figure 2 illustrates the equivalent 5-gate TTL load and operating conditions under which these parameters are specified and tested.
3. Duty cycle is defined as (on time÷period), with V
S
= 1.4 for TTL or V
S
= 2.5 V for CMOS, per Figure 1.
4. Other frequencies may be available, please contact factory with your special requirements.
5. Wider bandwidth versions are available, please contact VTI for details.
T
V
T
F
R
I
D D
OH
650
Ω
6
2
5
3
V
V
S
V
DD
OL
+
-
.
1
µ
F
. 0 1
µ
F
I
C
V
C
1
4
15pF
1.8k
On Time
0V
Period
+
-
Figure 1. Output Waveform
Figure 2. Output Test Conditions (25±5°C)
±
A J-Type VCXO with an APR of +/-50 ppm will track a +/-50
ppm reference source over all operating conditions. The
same device will typically demonstrate a Total Pull
capability of 150 to 350 ppm.
Absolute Pull Range (APR) is
specified by the fourth character of the product code in Table
6.
Please contact VTI for the APR Application Note.
Absolute Pull Range (APR) Specification
The frequency deviation of the J-Type VCXO is specified in
terms of Absolute Pull Range (APR). APR provides the user
with a guaranteed specification for minimum available
frequency deviation over all operating conditions. Operating
conditions include operating temperature range, power supply
variation, differences in output loading and changes due to
aging.
Oscillator Aging
Quartz stabilized oscillators typically exhibit a small shift in
output frequency during aging. The major factors which lead to
this shift are changes in the mechanical stress on the crystal
and mass-loading of foreign material on the crystal.
Signals and Systems (Part 1) is a revised version of Signals and Systems (Published by Higher Education Press) published in 1981. The structure of this edition is roughly the same as that of the first...
Please ask1. Regarding the erasing of CORTEXT M0+ memory, when erasing the FLASH memory by page, is the entire page erased at the same time, or are each byte in the page erased one by one?2. Why do yo...
Example PurposeThis example shows how to use the Windowed Watchdog (WWDG) of the AT32F4xx family.
Supported models:AT32F4xx full series
1 Quick Use Instructions1.1 Hardware ResourcesAT-START-F403A V1....
Emulator: SEED-XDS560 Plus
Development environment: DSP.com/forum.php?mod=forumdisplayfid=58" target="_blank" class="relatedlink"CCS 5.2
Target processor: TMS320 C6727When debugging with CCS5.2, you h...
Download Centre
京公网安备 11010802033920号
EEWORLD
