EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V67803Z150BGG

Description
Cache SRAM, 512KX18, 3.8ns, CMOS, PBGA119, 14 X 22 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-119
Categorystorage    storage   
File Size419KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

IDT71V67803Z150BGG Overview

Cache SRAM, 512KX18, 3.8ns, CMOS, PBGA119, 14 X 22 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-119

IDT71V67803Z150BGG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instructionBGA,
Contacts119
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time3.8 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B119
JESD-609 codee1
length22 mm
memory density9437184 bit
Memory IC TypeCACHE SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX18
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height2.36 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width14 mm
256K X 36, 512K X 18
IDT71V67603/Z
3.3V Synchronous SRAMs
IDT71V67803/Z
3.3V I/O, Burst Counter
Pipelined Outputs, Single Cycle Deselect
Features
256K x 36, 512K x 18 memory configurations
Supports high system speed:
– 166MHz 3.5ns clock access time
– 150MHz 3.8ns clock access time
– 133MHz 4.2ns clock access time
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte
write enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
3.3V I/O supply (V
DDQ
)
Packaged in a JEDEC Standard 100-pin thin plastic quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA).
Description
The IDT71V67603/7803 are high-speed SRAMs organized as
256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,
data, address and control registers. Internal logic allows the SRAM to
generate a self-timed write based upon a decision which can be left until
the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V67603/7803 can provide four cycles of
data for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will be pipelined for one
cycle before it is available on the next rising clock edge. If burst mode
operation is selected (ADV=LOW), the subsequent three cycles of output
data will be available to the user on the next three rising clock edges. The
order of these three addresses are defined by the internal burst counter
and the
LBO
input pin.
The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-
pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165
fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
N/A
5310 tbl 01
NOTE:
1.
BW
3
and
BW
4
are not applicable for the IDT71V67802.
FEBRUARY 2007
1
©2007 Integrated Device Technology, Inc.
DSC-5310/07
EEWORLD University Hall--Follow Grant Imahara to learn the latest robotics technology and concepts
Learn the latest robotics technology and concepts from Grant Imahara : https://training.eeworld.com.cn/course/5160The series will feature everything from robotics theory to real-world robot use scenar...
木犯001号 Industrial Control Electronics
【RPi PICO】Calculate Mandelbrot
[i=s]This post was last edited by dcexpert on 2021-2-16 21:39[/i]Modified the examples/mandel.py example in the MicroPython source code to test the computing performancefrom time import ticks_ms, tick...
dcexpert MicroPython Open Source section
Understanding of time-sharing processing in operating systems
I want to use operating systems, such as uCOS, FreeOS, VC's multithreading, etc., but I don't understand some concepts very well.Is the time slice of each thread fixed? If it is fixed, sometimes the t...
ee168 Real-time operating system RTOS
MSP432 learning experience: system tick timer
[align=left][color=#333333][font=微软雅黑][font=新宋体][size=3] The system tick timer is very important in the operating system. It can provide a good system clock beat, just like our heart, beating at a cer...
Jacktang Microcontroller MCU
[GD32L233C-START Review] - IV. GD32 drives MAX7219 digital tube display
I just found a MAX7219 digital tube, as shown in the figure , so I took GD32 to test it, and modified it with the GPIO_LED routine of the demo routine. Copy the entire GPIO_LED directory, change the n...
kit7828 GD32 MCU
[New Year's Festival Competition] + Our Northeastern Nagata
[font=仿宋, 仿宋_GB2312][size=5] [/size][/font] [font=仿宋, 仿宋_GB2312][size=5]Speaking of the lively New Year in Northeast China (in the countryside), I remember when I was a kid, we would slaughter a pig e...
RF-刘海石 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号