SP1-019-N143/02-77/2 datasheet, PDF

Datasheet> All Categories > The connector> The connector> SP1-019-N143/02-77/2

SP1-019-N143/02-77/2: DescriptionBoard Connector, 19 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size349KB，2 Pages; ManufacturerE-tec Interconnect Ltd.; Environmental Compliance

Download Datasheet Parametric View All

SP1-019-N143/02-77/2 Overview

Board Connector, 19 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle

SP1-019-N143/02-77/2 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	E-tec Interconnect Ltd.
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT
body width	0.079 inch
subject depth	0.185 inch
body length	1.496 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (15)
Contact completed and terminated	Gold (Au)
Contact point gender	MALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	NYLON
JESD-609 code	e4
Manufacturer's serial number	SP
Plug contact pitch	0.079 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
Plating thickness	15u inch
Rated current (signal)	1 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.11 inch
Terminal pitch	2.0066 mm
Termination type	SOLDER
Total number of contacts	19

Preview

Download Datasheet

View All

No. of Pin

Single

Row

002

003

004

005

006

007

008

009

010

011

012

013

014

015

016

017

018

019

020

021

022

023

024

025

026

027

028

029

030

031

032

033

034

035

036

037

038

039

040

Dual

Row

004

006

008

010

012

014

016

018

020

022

024

026

028

030

032

034

036

038

040

042

044

046

048

050

052

054

056

058

060

062

064

066

068

070

072

074

076

078

080

Dimension(mm)

2.00

4.00

6.00

8.00

10.00

12.00

14.00

16.00

18.00

20.00

22.00

24.00

26.00

28.00

30.00

32.00

34.00

36.00

38.00

40.00

42.00

44.00

46.00

48.00

50.00

52.00

54.00

56.00

58.00

60.00

62.00

64.00

66.00

68.00

70.00

72.00

74.00

76.00

78.00

4.00

6.00

8.00

10.00

12.00

14.00

16.00

18.00

20.00

22.00

24.00

26.00

28.00

30.00

32.00

34.00

36.00

38.00

40.00

42.00

44.00

46.00

48.00

50.00

52.00

54.00

56.00

58.00

60.00

62.00

64.00

66.00

68.00

70.00

72.00

74.00

76.00

78.00

80.00

Recommended Resources

Adjustable frequency oscillator.gif

Basic usage circuit diagram of LT1074

Multifunctional electrical stimulation physiotherapy instrument

Gate voltage generator circuit

Internal schematic block diagram of SB0012

Rice cooker circuit diagram 02

Spring thunder sounds, and everything starts to grow.: The Waking of Insects has arrived! The pace of spring cannot be stopped! Waiting for the flowers to bloom...; okhxyyo Talking

The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations: The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations. I can't find the problem myself, and hope to get your advice Original code LIBRARY IEEE; USE IEEE.STD_LO...; 洽洽香瓜子 FPGA/CPLD

ESP32 is set as AP. After the client disconnects from WIFI and then reconnects to WIFI, the client socket cannot connect: When testing the ESP32 micropython network application, I found a problem: ESP32 is set as AP, and ESP32 is used as the server. The mobile phone is connected to ESP32 normally, and the mobile phone is...; yanruiqi5678 MicroPython Open Source section

How does Anlu FPGA output the clock to ordinary IO?: Now I want to output the clock generated by the PLL IP core to a normal IO pin using the ODDR primitive, but the compiler software shows missing file!!!This is the IP core that used the PLL of Xilinx ...; 1nnocent Domestic Chip Exchange

Stack reuse in GD32VF103 multi-tasking applications: When developing applications using FreeRTOS, after the multi-task scheduler is started, since each task has its own stack space, the C startup stack is no longer used, reducing the amount of RAM avail...; MamoYU Domestic Chip Exchange

[ATmega4809 Curiosity Nano Review] Wifi Controlled Lighting (IoT Led Part 2): 1. Introduction In the previous article, we completed the IoT LED functions (the green part in the figure below) except for the communication protocol and communication module according to the system ...; Ansersion MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components