ADVANCE INFORMATION
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74AVC16271
PI74AVCH16271
12-Bit To 24-Bit Multiplexed Bus Exchanger
with 3-State Outputs
Product Description
Product Features
•
Designed for low voltage operation,
V
CC
from 1.65V to 3.6V
•
Sub 2.0ns delays at 2.5V and 3.3V
•
Dynamic Impedance Control on outputs,
current drive > ±24mA at 2.5V V
CC
•
Patented noise reduction circuit
•
I/O Tolerant to 3.6V, Inputs and Outputs
for mixed voltage systems
•
Supports live insertion
•
Industrial operation at 40°C to +85°C
•
Available Packages:
48-pin 240 mil wide plastic TSSOP (A48)
48-pin 173 mil wide plastic TVSOP (K48)
Pericom Semiconductors PI74AVC series of logic circuits are
produced using the Companys advanced 0.35 micron CMOS
technology, achieving industry leading speed.
The 12-bit to 24-bit multiplexed bus exchanger is designed for
applications in which two separate data paths must be multiplexed
onto, or demultiplexed from, a single data path. This device is
particularly suitable as an interface between conventional DRAMs
and high-speed microprocessors
Data is stored in the internal A-to-B registers on the low-to-high
transition of the clock (CLK) input, provided clock-enable (CLKENA)
inputs are low. Proper control of these inputs allows two sequential
12-bit words to be presented as a 24-bit word on the B port.
To maximize memory access throughput, transparent latches in
the B-to-A path allow asynchronous operation. These latches
transfer data when the latch-enable (LE) inputs are low. The select
(SEL) line selects 1B or 2B data for the A outputs. Data flow is
controlled by the active-low output enables (OEA, OEB).
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor, the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
The PI74AVCH16271 has Bus Hold which retains the data
inputs last state whenever the data input goes to high-
impedance preventing floating inputs and eliminating the need
for pullup/down resistors.
Logic Block Diagram
1
PSXXXX
02/02/99
Product Pin Description
Pin Name
OE
CLK
SEL
CLKEN
A,1B,2B
GND
V
CC
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
ADVANCE INFORMATION
PI74ALVCH16271
12-Bit To 24-Bit Multiplexed Bus Exchanger
with 3-State Outputs
Product Pin Configuration
OEA
LE1B
2B3
GND
2B2
2B1
VCC
A1
A2
A3
GND
A4
Description
Output Enable Input (Active LOW)
Clock
Select (Active Low)
Clock Enable (Active Low)
3-State Outputs
Ground
Power
1
2
3
4
5
6
7
8
9
10
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
OEB
CLKENA2
2B4
GND
2B5
2B6
VCC
2B7
2B8
2B9
GND
2B10
2B11
2B12
1B12
1B11
1B10
GND
1B9
1B8
1B7
VCC
1B6
1B5
GND
1B4
CLKENA1
CLK
Output Enable
OEA
H
H
L
L
Truth Tables
(1)
INPUTS
OEB
H
L
H
L
A
Z
Z
Active
Active
OUTPUTS
1B,2B
Z
Active
Z
Active
11
56-Pin
46
A, V
A5
A6
A7
A8
A9
GND
A10
A11
A12
VCC
A to B STORAGE (OEB = L)
INPUTS
CLKENA1
H
L
L
X
X
CLKENA2
H
X
X
L
L
CLK
X
↑
↑
↑
↑
A
X
L
H
L
H
OUTPUTS
1B
1B0
(2)
L
H
X
A
O
2B
2B0
(2)
X
X
L
H
1B1
1B2
GND
1B3
LE2B
SEL
B to A STORAGE (OEA = L)
INPUTS
LE
H
H
L
L
L
L
SEL
X
X
H
H
L
L
1B
X
X
L
H
X
X
2B
X
X
X
X
L
H
Outputs A
A
O(2)
A
O(2)
L
H
L
H
Notes:
1. H = High Signal Level, L = Low Signal Level
X = Irrelevant, Z = High Impedance
↑
= Transition, Low to High
2. Output level before the indicated steady state input
conditions were established.
2
PXXXX
02/02/99
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
ADVANCE INFORMATION
PI74ALVCH16271
12-Bit To 24-Bit Multiplexed Bus Exchanger
with 3-State Outputs
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature .................................................. 65°C to +150°C
Supply Voltage Range, V
CC
........................................... 0.5V to 4.6V
Input Voltage Range,V
I
:
Except I/O ports (See Note 1): ........................................ 0.5V to 4.6V
I/O ports (See Notes 1 and 2) .............................. 0.5V to V
CC
+ 0.5V
Output Voltage Range, V
O
(See Notes 1and 2) .. 0.5V to V
CC
+ 0.5V
Input Clamp current, I
IK
(V
I
< 0) .............................................. 50mA
Output Clamp current, I
OK
(V
O
< 0 or V
O
> V
CC
) ................... ±50mA
Continous Output Current, I
O
(V
O
= 0 to V
CC
) ........................ ±50mA
Continous Current through each V
CC
or GND ........................ ±100mA
Maximum Power Dissipation:
A package ................................................................... 1W
V package ................................................................ 1.4W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Notes:
1. The input and output negative-voltage ratings maybe exceeded if the input
and outputclamp-current ratings are observed.
2. This value is limited to 4.6V maximum.
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40°C to +85°C, V
CC
= 3.3V ± 10%)
Parame te rs
V
CC
V
IH
V
IL
V
IN
V
OUT
I
OH
De s cription
Supply Voltage
Input HIGH Voltage
V
CC
= 2.3V to 2.7V
V
CC
= 2.7V to 3.6V
V
CC
= 2.3V to 2.7V
V
CC
= 2.7V to 3.6V
0
0
V
CC
= 2.3V
HIGH- level Output Current
V
CC
= 2.7V
V
CC
= 3.0V
V
CC
= 2.3V
I
OL
LOW- level Output Current
V
CC
= 2.7V
V
CC
= 3.0V
Te s t Conditions
(3)
M in.
2.3
1.7
2.0
0.7
0.8
V
CC
V
CC
- 12
- 12
- 24
12
12
24
mA
V
Typ.
M ax.
3.6
Units
Input LOW Voltage
Input Voltage
Output Voltage
Note:
3. Unused control inputs must be held HIGH or LOW to prevent them from floating.
3
PXXXX
02/02/99
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
ADVANCE INFORMATION
PI74ALVCH16271
12-Bit To 24-Bit Multiplexed Bus Exchanger
with 3-State Outputs
DC Electrical Characteristics
-Continued
(Over the Operating Range, T
A
= -40ºC to +85ºC, V
CC
= 3.3V ± 10%
Parame te rs
I
OH
= - 10
0µΑ
I
OH
= - 6mΑ
V
OH
I
OH
= - 12mΑ
I
OH
= - 24mΑ
I
OL
= 10
0µΑ
I
OL
= 6mΑ
V
OL
I
OL
= 12mΑ
I
OL
= 24mΑ
I
I
V
I
= V
CC
or GND
V
I
= 0.7V
V
I
= 1.7V
I
I
(Hold)
V
I
= 0.8V
V
I
= 2.0V
V
I
= 0 to 3.6V
(3)
I
OZ(4)
I
CC
∆Ι
CC
C
I
Control Inputs
C
IO
A or B Ports
V
O
= V
CC
or GND
V
I
= V
CC
or GND, I
O
= 0
O ne input at V
CC
- 0.6V,
O ther inputs at V
CC
or
GND
V
I
= V
CC
or GND
V
O
= V
CC
or GND
V
IL
= 0.7V
V
IL
= 0.7V
V
IL
= 0.8V
V
IL
= 0.8V
V
IH
= 1.7V
V
IH
= 1.7V
V
IH
= 2.0V
V
IH
= 2.0V
V
IH
= 2.0V
Te s t Conditions
V
CC(1)
Min. toMax.
2.3V
2.3V
2.7V
3.0V
3.0V
Min. to Max.
2.3V
2.3V
2.7V
3.0V
3.6V
2.3V
3.0V
3.6V
3.6V
3.6V
3V to 3.6V
3.3V
3.3V
3.5
9
45
- 45
75
- 75
±500
±10
40
750
pF
µΑ
M in.
V
CC
- 0.2
2.0
1.7
2.2
2.4
2.0
0.2
0.4
0.7
0.4
0.55
±5
V
Typ.
(2)
M ax.
Units
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25ºC ambient and maximum loading.
3. Bus hold maximum dynamic current required to switch the input from one state to another
4. For I/O ports, the I
OZ
includes the input leakage current.
4
PXXXX
02/02/99
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
ADVANCE INFORMATION
PI74ALVCH16271
12-Bit To 24-Bit Multiplexed Bus Exchanger
with 3-State Outputs
Timing Requirements over Operating Range
Parame te rs
f
CLOCK
t
W
D e s cription
Clock frequency
Pulse duration,
CLK high or Low
A before CLK
↑
t
SU
Setup time
B before LE
CLK EN before CLK
↑
A after CLK
↑
t
H
Hold time
B after LE
CLK EN after CLK
↑
∆
t/
∆v
(1)
Input Transition
Rise or Fall
V
C
= 2.5 V ± 0.2 V
C
M in.
0
3.3
2.6
1.7
1.6
0.6
0.9
1.0
0
10
M ax.
130
V
C
= 2.7 V
C
M in.
0
3.3
2.1
1.5
1.3
0.6
0.9
0.9
0
10
M ax.
130
V
C
= 3.3 V ± 0.3 V
C
M in.
0
3.3
1.7
1.3
1.0
0.7
1.1
0.9
0
10
ns/V
ns
M ax.
130
Units
Mhz
Notes:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
Switching Characteristics over Operating Range
(1)
Parame te rs
f
MAX
t
PD
t
PD
t
PD
t
PD
t
EN
t
DIS
CLK
B
LE
SEL
OEB or OEA
OEB or OEA
B
A
A
A
B or A
B or A
From
(INPUT)
To
(OUTPUT)
V
CC
= 2.5V ± 0.2V
M in.
(2)
130
1.0
1.0
1.0
1.1
1.0
1.4
6.2
5.3
6.0
6.4
6.0
5.4
M ax.
V
CC
= 2.7V
M in.
(2)
130
5.0
4.7
5.9
6.2
6.1
4.6
M ax.
V
CC
= 3.3V ± 0.3V
M in.
(2)
130
1.0
1.4
1.4
1.3
1.0
1.7
4.3
4.0
4.8
5.2
5.1
4.2
ns
M ax.
(2)
Units
MHz
Notes:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
5
PXXXX
02/02/99