EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C1373CV25-133BGI

Description
ZBT SRAM, 1MX18, 6.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
Categorystorage    storage   
File Size723KB,31 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

CY7C1373CV25-133BGI Overview

ZBT SRAM, 1MX18, 6.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119

CY7C1373CV25-133BGI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerCypress Semiconductor
Parts packaging codeBGA
package instructionBGA,
Contacts119
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time6.5 ns
Other featuresFLOW-THROUGH ARCHITECTURE
JESD-30 codeR-PBGA-B119
JESD-609 codee0
length22 mm
memory density18874368 bit
Memory IC TypeZBT SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count1048576 words
character code1000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize1MX18
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)220
Certification statusNot Qualified
Maximum seat height2.4 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
CY7C1371CV25
CY7C1373CV25
18-Mb (512K x 36/1M x 18) Flow-through
SRAM with NoBL™ Architecture
Features
No Bus Latency (NoBL) architecture eliminates
dead cycles between write and read cycles.
• Can support up to 133-MHz bus operations with zero
wait states
• Data is transferred on every clock
Pin compatible and functionally equivalent to ZBT
devices
• Internally self-timed output buffer control to eliminate
the need to use OE
• Registered inputs for flow-through operation
• Byte Write capability
• Single 2.5V power supply
• Fast clock-to-output times
— 6.5 ns (for 133-MHz device)
— 7.5 ns (for 117-MHz device)
— 8.5 ns (for 100-MHz device)
• Clock Enable to enable clock and suspend operation
• Synchronous self-timed writes
• Offered in JEDEC-standard 100 TQFP, 119-Ball BGA and
165-Ball fBGA packages
• Three chip enables for simple depth expansion
Functional Description
[1]
The CY7C1371CV25 is a 2.5V, 512K x 36/ 1M x 18
Synchronous Flow-through Burst SRAM designed specifically
to support unlimited true back-to-back Read/Write operations
without the insertion of wait states. The CY7C1371CV25 is
equipped with the advanced No Bus Latency (NoBL) logic
required to enable consecutive Read/Write operations with
data being transferred on every clock cycle. This feature
dramatically improves the throughput of data through the
SRAM, especially in systems that require frequent Write-Read
transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which when deasserted
suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.5 ns (133-MHz
device).
Write operations are controlled by the two or four Byte Write
Select (BW
X
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output three-state control. In order to avoid bus
contention, the output drivers are synchronously three-stated
during the data portion of a write sequence.
Selection Guide
133 MHz
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
6.5
210
70
117 MHz
7.5
190
70
100 MHz
8.5
175
70
Unit
ns
mA
mA
Notes:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
Cypress Semiconductor Corporation
Document #: 38-05236 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised February 26, 2004
How to use FPGA coprocessor to realize algorithm acceleration
How to use FPGA coprocessor to realize algorithm acceleration...
zxopenljx EE_FPGA Learning Park
【Gravity:AS7341 Review】+Garbage Sorting Video
I made a small car, and did color recognition and voice broadcast (the sound is a bit low in the video). Currently, only two colors can be recognized correctly. I will post a video.This is my first ti...
kangkls Domestic Chip Exchange
Construction of CCS v5 software development environment for TMS320C6000
DSP CCS project file composition1. Source file (*.c *.asm)2. Header file (*.h *.inc)3.There are 2 types of cmd files.One is used to allocate RAM space, which is used to download the program to RAM for...
灞波儿奔 DSP and ARM Processors
RTOS in STM32 MCU Development
Many STM32 MCU beginners start with bare metal, and bare metal can indeed develop good products. However, as an embedded software engineer, and not using low-end MCUs like 51, it is definitely not eno...
可乐zzZ stm32/stm8
Several Problem Solving Sharing of BQ25895
The bq25895 is a highly integrated 5A switch-mode battery charge management and system power path management device for single-cell lithium-ion and lithium-polymer batteries, with an I2C serial interf...
qwqwqw2088 Analogue and Mixed Signal
[Zero-knowledge ESP8266 tutorial] Quick Start 15 SmartConfig one-click network configuration
This is the hard-core knowledge of ESP8266 for beginners. Since ESP8266 itself is a WiFi module, using its WiFi function is the most basic. Next, let's study the operation together. Don't be distracte...
roc2 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号