2220H5000360FQR datasheet, PDF

2220H5000360FQR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 500V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000036uF, Surface Mount, 2220, CHIP; CategoryPassive components capacitor; File Size695KB，2 Pages; ManufacturerSyfer

Download Datasheet Parametric View All

2220H5000360FQR Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000036uF, Surface Mount, 2220, CHIP

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Syfer
package instruction	, 2220
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.000036 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	4.2 mm
JESD-609 code	e0
length	5.7 mm
Manufacturer's serial number	2220
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 13 INCH
positive tolerance	1%
Rated (DC) voltage (URdc)	500 V
series	SIZE(HIGH Q)
size code	2220
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	5 mm

Modelsim Independent Simulation Tutorial: I. Simulation steps of GUI interface[/size][/font][/color][/align][align=left][color=rgb(51, 51, 51)][font=Avenir, "][size=14px] 1. First, put all the design text and simulation text you need to simul...; 大辉哥0614 EE_FPGA Learning Park

CES Best Innovation Product Awards: 35 products unveiled (2): [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...; aifang Mobile and portable

TMS320C55x DSP Library: The DSP Library (DSPLIB) is a collection of high-level optimized DSP function blocks for the C55x DSP platform. This source code library includes C call functions (compatible with the ANSI-C language)...; 灞波儿奔 DSP and ARM Processors

USB interface reading and writing design based on FPGA.pdf: USB interface reading and writing design based on FPGA.pdf...; 雷北城 EE_FPGA Learning Park

51 IO port simulation serial communication C source program: 8){fontsize_6562.style.fontSize=(--curfontsize_6562)+"pt";fontsize_6562.style.lineHeight=(--curlineheight_6562)+"pt";}' Reduce font sizeIncrease font size#include reg51.h sbit BT_SND =P1^0; sbit BT_RE...; rain 51mcu

DSP system design issues: [size=4] DSP hardware design includes: hardware solution design, DSP and peripheral device selection, schematic design, PCB design and simulation, hardware debugging, etc. In the previous lecture, we ...; Aguilera DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components