VTC1-C34B-16M36770 datasheet, PDF

VTC1-C34B-16M36770: DescriptionClipped Sine Output Oscillator, 10MHz Min, 40MHz Max, 16.3677MHz Nom,; CategoryPassive components oscillator; File Size203KB，9 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

VTC1-C34B-16M36770 Overview

Clipped Sine Output Oscillator, 10MHz Min, 40MHz Max, 16.3677MHz Nom,

Parameter Name	Attribute value
Maker	Microsemi
package instruction	LCC4,.2X.28,212/150
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Ageing	1 PPM/YEAR
Maximum control voltage	2.5 V
Minimum control voltage	0.5 V
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	10 ppm
frequency stability	4%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	4
Maximum operating frequency	40 MHz
Minimum operating frequency	10 MHz
Nominal operating frequency	16.3677 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
Oscillator type	CLIPPED SINE
Output impedance	10000 Ω
Output level	0.8 V
Package body material	CERAMIC
Encapsulate equivalent code	LCC4,.2X.28,212/150
physical size	7mm x 5mm x 2mm
power supply	3 V
Certification status	Not Qualified
Maximum slew rate	2 mA
Nominal supply voltage	3 V
surface mount	YES
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

TE Online Classroom: Experts interpret the design trends of contemporary IoT smart antennas: Antennas play an important role in the development of the Internet of Things, especially in the "dialogue" between objects. The IoT ecosystem is increasingly calling for high-density, low-latency netw...; EEWORLD社区 Integrated technical exchanges

FPGA cannot be reset after loading the program, please solve it! ! ! !: Has anyone encountered this situation: When running a running light on a newly made board to test whether the basic functions of the board are normal, the following situation occurs: the state of the ...; yangyang_l FPGA/CPLD

Locking and unlocking the C2000 chip: Since some companies need to encrypt the program inside the chip, C2000 provides two encryption methods: one is to add DSP28***_CSMPasswords.asm to the project, and the other is to modify the password...; Aguilera Microcontroller MCU

What's going on with this KICAD failure?: There is nothing wrong with the arrow, why is there an error in the check?These are the network labels and device pins...; btty038 PCB Design

EEWORLD University Hall----On-time Atom NIOS II Video Tutorial: Zhengdian Atom NIOS II video tutorial : https://training.eeworld.com.cn/course/4907The Nios II series soft-core processor is Altera's second-generation FPGA embedded processor, with a performance of m...; JFET FPGA/CPLD

5G carrier aggregation technology is here, take a look if you are interested.: 5G carrier aggregation is more complicated than 4G.First of all, 5G frequency bands are divided into two categories, FR1 and FR2, which are commonly known as the frequency bands below 6GHz (Sub6G), an...; alan000345 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components