TDF8704T/5-T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> TDF8704T/5-T

TDF8704T/5-T: DescriptionIC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, Analog to Digital Converter; CategoryAnalog mixed-signal IC converter; File Size103KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

TDF8704T/5-T Overview

IC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, Analog to Digital Converter

TDF8704T/5-T Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	SOP,
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum analog input voltage	1.51 V
Minimum analog input voltage	1.42 V
Converter type	ADC, PROPRIETARY METHOD
JESD-30 code	R-PDSO-G24
length	15.4 mm
Maximum linear error (EL)	0.3906%
Number of analog input channels	1
Number of digits	8
Number of functions	1
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output bit code	BINARY
Output format	PARALLEL, 8 BITS
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
Sampling rate	6.25 MHz
Maximum seat height	2.65 mm
Nominal supply voltage	5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	7.5 mm

TDF8704T/5-T Preview

INTEGRATED CIRCUITS

DATA SHEET

TDF8704

8-bit high-speed analog-to-digital

converter

Product speciﬁcation

Supersedes data of April 1993

File under Integrated Circuits, IC02

June 1994

Philips Semiconductors

Philips Semiconductors

Product speciﬁcation

8-bit high-speed analog-to-digital converter

FEATURES

•

8-bit resolution

•

Sampling rate up to 50 MHz

•

Extended temperature range (−40 to +85

°C)

•

High signal-to-noise ratio over a large analog input

frequency range (7.4 effective bits at 4.43 MHz full-scale

input and at f

clk

= 50 MHz)

•

Binary 3-state TTL outputs

•

Overflow/underflow 3-state TTL output

•

TTL compatible digital inputs

•

Low-level AC clock input signal allowed

•

Stable internal reference voltage regulator included

•

Power dissipation only 380 mW (typical)

•

Low analog input capacitance, no buffer amplifier

required

•

No sample-and-hold circuit required.

QUICK REFERENCE DATA

SYMBOL

CCA

CCD

CCO

CCA

CCD

CCO

ILE

DLE

AILE

clk(max)

tot

Note

1. Full-scale sine wave (f

= 4.43 MHz; f

clk

= 50 MHz).

ORDERING INFORMATION

PACKAGE

TYPE NUMBER

PINS

TDF8704T/2

TDF8704T/4

TDF8704T/5

June 1994

PIN POSITION

SO24L

MATERIAL

plastic

CODE

SOT137-1

PARAMETER

analog supply voltage

digital supply voltage

output stages supply voltage

analog supply current

digital supply current

output stages supply current

DC integral linear error

DC differential linearity error

AC integral linearity error

maximum clock frequency

total power dissipation

note 1

CONDITIONS

MIN.

4.75

−

TYP.

5.0

±0.4

±0.2

−

380

APPLICATIONS

TDF8704

•

General purpose high-speed analog-to-digital

conversion for extended temperature applications

•

Automotive

•

RF, satellite and GPS (Global Positioning System)

•

Medical

•

General industrial

•

Digital video (VCR, TV and satellite).

GENERAL DESCRIPTION

The TDF8704T is an 8-bit high-speed analog-to-digital

converter (ADC) for general industrial applications. It

converts the analog input signal into 8-bit binary-coded

digital words at a maximum sampling rate of 50 MHz. All

digital inputs and outputs are TTL compatible, although a

low-level AC clock input signal is allowed.

MAX.

5.25

±1

±0.5

±2

−

535

UNIT

LSB

MHz

SAMPLING

FREQUENCY

20 MHz

40 MHz

50 MHz

Philips Semiconductors

Product speciﬁcation

8-bit high-speed analog-to-digital converter

BLOCK DIAGRAM

TDF8704

handbook, full pagewidth

V CCA

CLK

VCCD

STABILIZER

CLOCK DRIVER

DEC 5

VRT 9

TDF8704

12 D7

13 D6

14 D5

MSB

analog

voltage input

VI 8

15 D4

ANALOG - TO - DIGITAL

CONVERTER

LATCHES

TTL OUTPUTS

23 D3

24 D2

1 D1

2 D0

LSB

VCCO1

CCO2

overflow / underflow

output

data outputs

VRB 4

OGND 20

output ground

AGND

analog ground

DGND

OVERFLOW / UNDERFLOW

LATCH

TTL OUTPUT

MSA685

digital ground

Fig.1 Block diagram.

June 1994

Philips Semiconductors

Product speciﬁcation

8-bit high-speed analog-to-digital converter

PINNING

SYMBOL

n.c.

DEC

AGND

CCA

n.c.

O/UF

CLK

DGND

CCD

CCO1

OGND

CCO2

DESCRIPTION

data output; bit 1

data output; bit 0 (LSB)

not connected

reference voltage BOTTOM

(decoupling)

decoupling input (internal

stabilization loop decoupling)

analog ground

analog supply voltage (+5 V)

analog input voltage

reference voltage TOP (decoupling)

not connected

overﬂow/underﬂow data output

data output; bit 7 (MSB)

data output; bit 6

data output; bit 5

data output; bit 4

clock input

digital ground

digital supply voltage (+5 V)

supply voltage for output stages 1

(+5 V)

output ground

supply voltage for output stages 2

(+5 V)

chip enable input (TTL level input,

active LOW)

data output; bit 3

data output; bit 2

Fig.2 Pin configuration.

handbook, halfpage

TDF8704

n.c.

V RB

DEC

AGND

V CCA

V RT

n.c.

O/UF

VCCO2

20 OGND

VCCO1

V CCD

DGND

CLK

TDF8704

MSA686

June 1994

Philips Semiconductors

Product speciﬁcation

8-bit high-speed analog-to-digital converter

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC134).

SYMBOL

CCA

CCD

CCO

∆V

clk(p-p)

stg

amb

HANDLING

PARAMETER

analog supply voltage

digital supply voltage

output stages supply voltage

supply voltage differences between V

CCA

and V

CCD

supply voltage differences between V

CCO

and V

CCD

supply voltage differences between V

CCA

and V

CCO

input voltage

AC input voltage for switching (peak-to-peak value)

output current

storage temperature

operating ambient temperature

junction temperature

referenced to AGND

referenced to DGND

CONDITIONS

MIN.

−0.3

−1.0

−0.3

−

−55

−40

−

TDF8704

MAX.

+7.0

+1.0

+7.0

CCD

+150

+85

+150

UNIT

°C

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is

desirable to take normal precautions appropriate to handling integrated circuits.

THERMAL CHARACTERISTICS

SYMBOL

th j-a

PARAMETER

thermal resistance from junction to ambient in free air

VALUE

UNIT

K/W

June 1994

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

TDF8704T/5-T Related Products

	TDF8704T/5-T	TDF8704T/4	TDF8704T/2	TDF8704T/2-T	TDF8704T/4-T	TDF8704T/5
Description	IC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, Analog to Digital Converter	IC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, PLASTIC, SO-24, Analog to Digital Converter	IC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, PLASTIC, SO-24, Analog to Digital Converter	IC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, Analog to Digital Converter	IC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, Analog to Digital Converter	IC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO24, PLASTIC, SO-24, Analog to Digital Converter
Maker	NXP	NXP	NXP	NXP	NXP	NXP
package instruction	SOP,	SOP, SOP24,.4	SOP, SOP24,.4	SOP,	SOP,	SOP, SOP24,.4
Reach Compliance Code	unknown	unknown	compliant	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum analog input voltage	1.51 V	1.51 V	1.51 V	1.51 V	1.51 V	1.51 V
Minimum analog input voltage	1.42 V	1.42 V	1.42 V	1.42 V	1.42 V	1.42 V
Converter type	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD
JESD-30 code	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24
length	15.4 mm	15.4 mm	15.4 mm	15.4 mm	15.4 mm	15.4 mm
Maximum linear error (EL)	0.3906%	0.3906%	0.3906%	0.3906%	0.3906%	0.3906%
Number of analog input channels	1	1	1	1	1	1
Number of digits	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1
Number of terminals	24	24	24	24	24	24
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output bit code	BINARY	BINARY	BINARY	BINARY	BINARY	BINARY
Output format	PARALLEL, 8 BITS	PARALLEL, 8 BITS	PARALLEL, 8 BITS	PARALLEL, 8 BITS	PARALLEL, 8 BITS	PARALLEL, 8 BITS
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Sampling rate	6.25 MHz	6.25 MHz	6.25 MHz	6.25 MHz	6.25 MHz	6.25 MHz
Maximum seat height	2.65 mm	2.65 mm	2.65 mm	2.65 mm	2.65 mm	2.65 mm
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	7.5 mm	7.5 mm	7.5 mm	7.5 mm	7.5 mm	7.5 mm

Recommended Resources

led drive power circuit

Complete circuit diagram of power amplifier (3)

Hersheyda LC-977B annual calendar touch dimming desk lamp circuit diagram

Remote wireless anti-theft alarm receiving circuit

Three-phase motor button interlock commutation circuit

845E computer motherboard circuit diagram_26

What to do if the Quartus II driver is incompatible with the laptop blue screen?: I bought a new Lenovo laptop, installed Quartus II 17.1, and when I plugged in the USB blaster, the laptop had a blue screen and said it was incompatible. The cable was fine, and I used an old compute...; 郭家豪 FPGA/CPLD

Working principle and function of encoder: The working principle and function of the encoder: It is a rotary sensor that converts rotational displacement into a series of digital pulse signals. These pulses can be used to control angular displ...; fish001 Microcontroller MCU

FPGA Quick Start 8-Buzzer.doc: FPGA Quick Start 8-Buzzer.doc...; zxopenljx EE_FPGA Learning Park

Could you please tell me what is the function of DDB file in PROTEL99? Are sch files and PCB files placed in the DDB file?: Could you please tell me what is the function of DDB file in PROTEL99? Are sch files and PCB files placed in the DDB file?...; 深圳小花 MCU

First common vulnerability discovered in LoRaWAN protocol stack: Nicolas Sornin, CTO of Semtech, the owner of the core technology patent of the global mainstream IoT protocol LoRa and one of the initiators of the LoRa Alliance, sent a letter of thanks to Tencent Bl...; Jacktang RF/Wirelessly

ad How to draw a large area connection PCB diagram: When I see a circuit diagram like this, I still can't figure out how to draw such a PCB? Please help me!...; bigbat PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components