51766-11805600A0LF datasheet, PDF

51766-11805600A0LF: DescriptionBoard Connector, 74 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Locking, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size220KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51766-11805600A0LF Overview

Board Connector, 74 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Locking, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1604614489
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
body width	0.448 inch
subject depth	0.82 inch
body length	5.99 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	20 mΩ
Contact style	HYBRID
DIN compliance	NO
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	6.95 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED POLYETHYLENE
MIL compliance	NO
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Number of rows loaded	4
Maximum operating temperature	105 °C
Minimum operating temperature	-20 °C
Options	GENERAL PURPOSE
Rated current (signal)	3 A
Guideline	UL
Terminal length	0.135 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	74
UL Flammability Code	94V-0

FPGA controls TMS320C6678 power-on reset program: module DSP_RST(input clk_25m,　input RESETSTAT, //DSP reset status 0 means reset status 1 means working statusinput LOCKED, //Is the clock module normal? output ref LRESETNMIENz = 1'b0,//局部复位管脚 output ...; 灞波儿奔 DSP and ARM Processors

FPGA design clean code 3-Signal naming and definition should be clear: [align=left]In design, we constantly name and define directories, source codes, files, functions, variables, parameters, classes, and packages. When a job needs to be done many times, it is enough to ...; guyu_1 FPGA/CPLD

Lee Kun-hee, chairman of South Korea's Samsung, has passed away. How do you evaluate his life?: On October 25, 2020, Samsung Electronics announced that its chairman Lee Kun-hee had passed away due to illness. Since he was hospitalized for a sudden heart attack in 2014, the 70-year-old man has be...; eric_wang Talking

RTT & Renesas high performance CPK-RA6M4 development board review - SPI driven OLED: 1. Hardware 1. OLED pin introduction OLED pin, is 7-pin SPI mode. 1). GND power ground 2). VCC power supply positive (3～5.5V) 3). D0 OLED's D0 pin is the clock pin in SPI and IIC communication 4). D1 ...; 怀揣少年梦 Renesas Electronics MCUs

【TGF4042 signal generator】+6th issue pwm modulation: [i=s]This post was last edited by zjd01 on 2019-8-19 18:46[/i]This evaluation uses the PWM modulation function of TGF4042 to modulate the signal and then pass it through a simple analog filter. Use an...; zjd01 Test/Measurement

Examples of internal delay functions of MSP430F5438: [i=s]This post was last edited by fish001 on 2018-10-13 22:24[/i] [size=4]The function __delay_cycles() appears in the sample program. When looking for the header file msp430x54x.h, it is found that t...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components