SN74AHCT273N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74AHCT273N

SN74AHCT273N: DescriptionOctal D-Type Flip-Flops With Clear 20-PDIP -40 to 125; Categorylogic logic; File Size1MB，25 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74AHCT273N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74AHCT273N	-	-	View	Buy Now

SN74AHCT273N Overview

Octal D-Type Flip-Flops With Clear 20-PDIP -40 to 125

SN74AHCT273N Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP20,.3
Contacts	20
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	1 week
series	AHCT/VHCT/VT
JESD-30 code	R-PDIP-T20
JESD-609 code	e4
length	25.4 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Su	45000000 Hz
MaximumI(ol)	0.008 A
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	0.04 mA
Prop。Delay @ Nom-Su	11 ns
propagation delay (tpd)	11 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	65 MHz

SN74AHCT273N Related Products

	SN74AHCT273N	SN74AHCT273DBR	SN74AHCT273DGVR	SN74AHCT273DW	SN74AHCT273DWG4	SN74AHCT273DWR	SN74AHCT273NSR	SN74AHCT273PWRG4
Description	Octal D-Type Flip-Flops With Clear 20-PDIP -40 to 125	Octal D-Type Flip-Flops With Clear 20-SSOP -40 to 125	Flip Flops Octal D-Type Flip-Flop w/Clear	Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 125	Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 125	Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 125	Octal D-Type Flip-Flops With Clear 20-SO -40 to 125	Octal D-Type Flip-Flops With Clear 20-TSSOP -40 to 125
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Parts packaging code	DIP	SSOP	SOIC	SOIC	SOIC	SOIC	SOIC	TSSOP
package instruction	DIP, DIP20,.3	SSOP, SSOP20,.3	TSSOP, TSSOP20,.25,16	SOP, SOP20,.4	SOP, SOP20,.4	SOP, SOP20,.4	SOP, SOP20,.3	TSSOP, TSSOP20,.25
Contacts	20	20	20	20	20	20	20	20
Reach Compliance Code	compli	compli	unknow	compli	compli	compli	compli	compli
series	AHCT/VHCT/VT	AHCT/VHCT/VT	AHCT/VHCT/VT	AHCT/VHCT/VT	AHCT/VHCT/VT	AHCT/VHCT/VT	AHCT/VHCT/VT	AHCT/VHCT/VT
JESD-30 code	R-PDIP-T20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
JESD-609 code	e4	e4	e4	e4	e4	e4	e4	e4
length	25.4 mm	7.2 mm	5 mm	12.8 mm	12.8 mm	12.8 mm	12.6 mm	6.5 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Maximum Frequency@Nom-Su	45000000 Hz	45000000 Hz	45000000 Hz	45000000 Hz	45000000 Hz	45000000 Hz	45000000 Hz	45000000 Hz
MaximumI(ol)	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A
Number of digits	8	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	20	20	20	20	20	20	20	20
Maximum operating temperature	125 °C	125 °C	85 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	SSOP	TSSOP	SOP	SOP	SOP	SOP	TSSOP
Encapsulate equivalent code	DIP20,.3	SSOP20,.3	TSSOP20,.25,16	SOP20,.4	SOP20,.4	SOP20,.4	SOP20,.3	TSSOP20,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TUBE	TR	TR	TUBE	TUBE	TR	TR	TR
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	260	260	260	260	260	260
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
propagation delay (tpd)	11 ns	11 ns	11 ns	11 ns	11 ns	11 ns	11 ns	11 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	2 mm	1.2 mm	2.65 mm	2.65 mm	2.65 mm	2 mm	1.2 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	INDUSTRIAL	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	2.54 mm	0.65 mm	0.4 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.62 mm	5.3 mm	4.4 mm	7.5 mm	7.5 mm	7.5 mm	5.3 mm	4.4 mm
minfmax	65 MHz	65 MHz	65 MHz	65 MHz	65 MHz	65 MHz	65 MHz	65 MHz
Brand Name	Texas Instruments	Texas Instruments	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	-
Maker	Texas Instruments	Texas Instruments	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
ECCN code	EAR99	EAR99	-	EAR99	-	-	EAR99	EAR99
Factory Lead Time	1 week	1 week	-	1 week	6 weeks	6 weeks	6 weeks	-
Maximum supply current (ICC)	0.04 mA	0.04 mA	-	0.04 mA	0.04 mA	0.04 mA	0.04 mA	-
Prop。Delay @ Nom-Su	11 ns	11 ns	-	11 ns	11 ns	11 ns	11 ns	-
Humidity sensitivity level	-	1	1	1	1	1	1	1

Recommended Resources

Application of SG in hard disk drive

Circuit diagram of ultrasonic range finder composed of ultrasonic ranging integrated circuit SB5027 with calendar clock

Automatic charging detection circuit and indication circuit

G607 circular saw machine electrical wiring diagram (2)

One-way operation full-wave rectification point dynamic energy consumption braking control circuit

Sawtooth to Triangular Wave Waveform Converter

Playing with Zynq Serial 51——[ex70] RGB2YUV, image enhancement, YUV2RGB IP simulation example: [i=s] This post was last edited by ove learning makes me happy on 2020-3-4 08:35[/i]1. Introduction to Image Enhancement IP The Image Enhancement IP integrated inXilinx 's Vivado can effectively reduc...; ove学习使我快乐 FPGA/CPLD

【CH579M-R1】+Color OLED screen display: [i=s]This post was last edited by jinglixixi on 2020-10-18 10:47[/i]The original plan was to add a color OLED screen to the U disk reading and writing functions to achieve the function of a digital ph...; jinglixixi Domestic Chip Exchange

Wireless remote control circuit diagram production: Radio remote control is used in many fields due to its advantages such as long transmission distance, strong anti-interference ability and non-directionality. However, it has been limited in the civil...; 他们逼我做卧底 RF/Wirelessly

TI DaVinci Technology: What is Da Vinci Technology?TI's official website has a detailed introduction to Da Vinci technology. Da Vinci technology is not only a DSP+ARM dual-core architecture SOC chip, it also includes a comp...; Aguilera DSP and ARM Processors

A list of classic books on communication principles and an analysis of the characteristics of each book: A list of classic books on communication principles and an analysis of the characteristics of each bookThe beauty of communication tension 　 Organically combined with Matlab, the author is a front-lin...; ohahaha RF/Wirelessly

FPGA Design Tips: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components