EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

69194-227HLF

Description
Board Connector, 81 Contact(s), 3 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size168KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

69194-227HLF Overview

Board Connector, 81 Contact(s), 3 Row(s), Male, Straight, Solder Terminal, LEAD FREE

69194-227HLF Parametric

Parameter NameAttribute value
Objectid2143729082
package instructionLEAD FREE
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL9.1
Connector typeBOARD CONNECTOR
Contact completed and terminatedGOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD (15) OVER NICKEL
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number69194
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded3
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts81
UL Flammability Code94V-0
Can the comment statement in C language be written in the IF judgment condition in KEIL5?
In KEIL5, can the comment statement be written in the IF judgment condition in C language, as shown in the red font below? Thank youif ((A=2)// Comment 1(B!=0)(C!=5 ))D=1;...
深圳小花 MCU
How to handle the error in calling the ti.osal.ae674 library when porting the FATFS routine of pdk_omapl138?
[b][size=4]How to deal with the error of calling ti.osal.ae674 library when porting the FATFS routine of pdk_omapl138? [/size][/b][size=4][/size] [align=left][color=rgb(85, 85, 85)][size=4]The error i...
灞波儿奔 DSP and ARM Processors
Problems with functionality after reset
I need to use SPI3, PB3, PB4, PB5, but the manual shows that after reset the main function of PB3 is JTDO and PB4 is NJTRST. Does that mean that you need to block this function with code before using ...
chenbingjy stm32/stm8
A sophomore student who has just learned FPGA for a while and wants to practice something
I want to do something based on FPGA design, but I don’t have a good direction. I hope you can give me some suggestions. Thank you....
阿宝阿阿宝 FPGA/CPLD
ZTE's 7nm chip mass production still needs time to catch up with high-end chip track
Source: Feixiang.comOn October 11, news that ZTE's self-developed 7-nanometer chip had been commercially available attracted outside attention. According to media reports, ZTE Vice President Li Hui re...
eric_wang Domestic Chip Exchange
How to distinguish between active and passive buzzers?
[i=s]This post was last edited by fish001 on 2018-8-28 22:27[/i] [size=4] A small buzzer currently sold on the market is widely used in various electrical equipment, electronic production, and circuit...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号