EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C1256-70FSM

Description
Standard SRAM, 32KX8, 70ns, CMOS, CDFP28, CERAMIC, FP-28
Categorystorage    storage   
File Size1MB,16 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C1256-70FSM Overview

Standard SRAM, 32KX8, 70ns, CMOS, CDFP28, CERAMIC, FP-28

P4C1256-70FSM Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeDFP
package instructionDFP,
Contacts28
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Maximum access time70 ns
JESD-30 codeR-CDFP-F28
JESD-609 codee0
memory density262144 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize32KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height3.302 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width10.16 mm
P4C1256
HIGH SPEED 32K x 8
STATIC CMOS RAM
FEATURES
High Speed (Equal Access and Cycle Times)
– 12/15/20/25/35 ns (Commercial)
– 15/20/25/35/45 ns (Industrial)
– 20/25/35/45/55/70 ns (Military)
Low Power
Single 5V±10% Power Supply
Easy Memory Expansion Using
CE
and
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Fast t
OE
Automatic Power Down
Packages
– 28-Pin 300 mil DIP, SOJ, TSOP
– 28-Pin 300 mil Ceramic DIP
– 28-Pin 600 mil Plastic and Ceramic DIP
– 28-Pin CERPACK
– 28-Pin Solder Seal Flat Pack
– 28-Pin SOP
– 28-Pin LCC (350 mil x 550 mil)
– 32-Pin LCC (450 mil x 550 mil)
DESCRIPTIOn
The P4C1256 is a 262,144-bit high-speed CMOS static
RAM organized as 32K x 8. The CMOS memory requires
no clocks or refreshing, and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V±10% tolerance power supply.
Access times as fast as 12 nanoseconds permit greatly
enhanced system operating speeds. CMOS is utilized to
reduce power consumption to a low level. The P4C1256
is a member of a family of PACE RAM™ products offering
fast access times.
The P4C1256 devices provides asynchronous operation
with matching access and cycle times. Memory locations
are specified on address pins A
0
to A
14
. Reading is accom-
plished by device selection (CE) and output enabling (OE)
while write enable (WE) remains HIGH. By presenting the
address under these conditions, the data in the addressed
memory location is presented on the data input/output pins.
The input/output pins stay in the HIGH Z state when either
CE
or
OE
is HIGH or
WE
is LOW.
Package options for the P4C1256 include 28-pin DIP, SOJ,
and TSOP packages. For military temperature range,
Ceramic DIP and LCC packages are available.
FUnCTIOnAL BLOCK DIAgRAM
PIn COnFIgURATIOnS
DIP (P5, P6, C5, C5-1, D5-1, D5-2), SOJ (J5), SOP (S11-1, S11-3)
CERPACK (F4, FS-5) SIMILAR
LCC and TSOP configurations at end of datasheet
Document #
SRAM119
REV I
Revised July 2010
Design of filter module based on combination of single chip microcomputer and FPGA
With single-chip microcomputer and programmable logic device (FPGA) as the control core, a programmable filter is designed to realize the functions of small signal programmable amplification, programm...
Aguilera Microcontroller MCU
TMS320C6000 Series DSP Programming Tools and Guides
1. Why process signals digitally?   (1) Analog circuits are composed of analog components: resistors, capacitors, and inductors. These components will dynamically affect the effects of analog circuits...
Aguilera DSP and ARM Processors
GigaDevice GD32450I-EVAL Review Summary
Event details: https://en.eeworld.com/bbs/elecplay/content/138Evaluation report summary: @DDZZ669【GD32450I-EVAL】+ 01 Unboxing and onboard resource evaluation 【GD32450I-EVAL】+ 02 Software Development E...
okhxyyo GD32 MCU
EEWORLD University - Hejian Software Classroom - Why is FPGA prototype verification becoming more and more important?
Hejian Engineering Software Classroom - Why is FPGA prototype verification becoming more and more important? : https://training.eeworld.com.cn/course/67765I believe that after watching this video, you...
EE大学堂 FPGA/CPLD
Network video character overlay based on FPGA, without analog signal
Direct input is the character overlay of network video and SDI video, without decoding analog video signal...
fpga小萌新 FPGA/CPLD
November 23rd prize live broadcast: Introduction to new features of FSP4.0.0 of Renesas Electronics RA series product development tools
Live Topic: Introduction to new features of FSP4.0.0 of Renesas Electronics RA series product development tools Live broadcast time: November 23, 2022 (Wednesday) 10:00-11:30 am Live Broadcast Introdu...
EEWORLD社区 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号