CY37128VP160-125AIT datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> CY37128VP160-125AIT

CY37128VP160-125AIT: DescriptionFlash PLD, 15ns, CMOS, PQFP160, TQFP-160; CategoryProgrammable logic devices Programmable logic; File Size2MB，64 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

CY37128VP160-125AIT Overview

Flash PLD, 15ns, CMOS, PQFP160, TQFP-160

CY37128VP160-125AIT Parametric

Parameter Name	Attribute value
Maker	Cypress Semiconductor
Parts packaging code	QFP
package instruction	TQFP-160
Contacts	160
Reach Compliance Code	unknown
maximum clock frequency	83.3 MHz
JESD-30 code	S-PQFP-G160
length	24 mm
Dedicated input times	1
Number of I/O lines	128
Number of terminals	160
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1 DEDICATED INPUTS, 128 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Programmable logic type	FLASH PLD
propagation delay	15 ns
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	24 mm

Preview

Download Datasheet

View All

Ultra37000 CPLD Family

5V, 3.3V, ISR™ High-Performance CPLDs

Features

• In-System Reprogrammable™ (ISR™) CMOS CPLDs

— JTAG interface for reconfigurability

— Design changes do not cause pinout changes

— Design changes do not cause timing changes

• High density

— 32 to 512 macrocells

— 32 to 264 I/O pins

— Five dedicated inputs including four clock pins

• Simple timing model

— No fanout delays

— No expander delays

— No dedicated vs. I/O pin delays

— No additional delay through PIM

— No penalty for using full 16 product terms

— No delay for steering or sharing product terms

• 3.3V and 5V versions

• PCI-compatible

[1]

• Programmable bus-hold capabilities on all I/Os

• Intelligent product term allocator provides:

— 0 to 16 product terms to any macrocell

— Product term steering on an individual basis

— Product term sharing among local macrocells

• Flexible clocking

— Four synchronous clocks per device

— Product term clocking

— Clock polarity control per logic block

• Consistent package/pinout offering across all densities

— Simplifies design migration

— Same pinout for 3.3V and 5.0V devices

• Packages

— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,

BGA, and Fine-Pitch BGA packages

— Lead (Pb)-free packages available

Note:

1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V

, PCI V

= 2V.

General Description

The Ultra37000™ family of CMOS CPLDs provides a range of

high-density programmable logic solutions with unparalleled

system performance. The Ultra37000 family is designed to

bring the flexibility, ease of use, and performance of the 22V10

to high-density CPLDs. The architecture is based on a number

of logic blocks that are connected by a Programmable Inter-

connect Matrix (PIM). Each logic block features its own

product term array, product term allocator, and 16 macrocells.

The PIM distributes signals from the logic block outputs and all

input pins to the logic block inputs.

All of the Ultra37000 devices are electrically erasable and

In-System Reprogrammable (ISR), which simplifies both

design and manufacturing flows, thereby reducing costs. The

ISR feature provides the ability to reconfigure the devices

without having design changes cause pinout or timing

changes. The Cypress ISR function is implemented through a

JTAG-compliant serial interface. Data is shifted in and out

through the TDI and TDO pins, respectively. Because of the

superior routability and simple timing model of the Ultra37000

devices, ISR allows users to change existing logic designs

while simultaneously fixing pinout assignments and

maintaining system performance.

The entire family features JTAG for ISR and boundary scan,

and is compatible with the PCI Local Bus specification,

meeting the electrical and timing requirements. The

Ultra37000 family features user programmable bus-hold

capabilities on all I/Os.

Ultra37000 5.0V Devices

The Ultra37000 devices operate with a 5V supply and can

support 5V or 3.3V I/O levels. V

CCO

connections provide the

capability of interfacing to either a 5V or 3.3V bus. By

connecting the V

CCO

pins to 5V the user insures 5V TTL levels

on the outputs. If V

CCO

is connected to 3.3V the output levels

meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.

These devices require 5V ISR programming.

Ultra37000V 3.3V Devices

Devices operating with a 3.3V supply require 3.3V on all V

CCO

pins, reducing the device’s power consumption. These

devices support 3.3V JEDEC standard CMOS output levels,

and are 5V-tolerant. These devices allow 3.3V ISR

programming.

Cypress Semiconductor Corporation

Document #: 38-03007 Rev. *E

•

3901 North First Street

•

San Jose

CA 95134

•

408-943-2600

Revised March 7, 2004

Recommended Resources

Inductive high voltage alarm circuit 4

Power outage emergency light circuit (2)

Simple decoding circuit

Electronic clock circuit that waves to stop the alarm

Homemade conductive sponge pressure sensor application circuit

Multifunctional vision protector

Request a free DCM evaluation sample: [font=微软雅黑][size=3][color=#000000][b]The specific parameters of the DCM evaluation samples provided for free application this time are as follows: [/b][/color][/size][/font] [font=微软雅黑][size=3][color=...; eric_wang Power technology

Breaking News | Tesla's self-developed new battery heat ignites the market: This content is originally created by EEWORLD forum user chongdianzhuang . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the sourceAccordi...; chongdianzhuang Automotive Electronics

MicroPython adds support for NXP i.MX.RT: MicroPython has added support for NXP i.MX.RT 1000 series chips. i.MX.RT is a high-performance cross-border processor launched by NXP, which has the high performance of MPU and the low cost of MCU. Cu...; dcexpert MicroPython Open Source section

There is a problem with the graphics output of the TDA2030 typical circuit. . .: I recently used the typical 2030 circuit on the Internet to connect an audio amplifier. There was no problem in the software simulation, but the waveform observed by the oscilloscope was wrong. As sho...; jkairup Analog electronics

Assembly language learning PPT tutorial: Two file packages...; 1234 Embedded System

[MM32 eMiniBoard Review] In-depth understanding of HID: Let's take a look at some of my personal understanding of HID knowledge points HID uses endpoints to interact with the PC via USB Endpoint 0 does not need to be configured and can directly send and re...; fxyc87 Domestic Chip Exchange

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components