SI3226-B-GQR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> SI3226-B-GQR

SI3226-B-GQR: DescriptionSLIC, PQFP64, ROHS COMPLIANT, MS-026ACD, TQFP-64; CategoryWireless rf/communication Telecom circuit; File Size666KB，38 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

SI3226-B-GQR Overview

SLIC, PQFP64, ROHS COMPLIANT, MS-026ACD, TQFP-64

SI3226-B-GQR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Parts packaging code	QFP
package instruction	TFQFP,
Contacts	64
Reach Compliance Code	unknown
JESD-30 code	S-PQFP-G64
length	10 mm
Number of functions	1
Number of terminals	64
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TFQFP
Package shape	SQUARE
Package form	FLATPACK, THIN PROFILE, FINE PITCH
Certification status	Not Qualified
Maximum seat height	1.2 mm
Nominal supply voltage	3.3 V
surface mount	YES
Telecom integrated circuit types	SLIC
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	10 mm

Preview

Download Datasheet

View All

Si3226/7

Si3208/9

U A L

R O

SLI C

W I T H

DC-DC C

O N T R O L L E R

Features

Performs all BORSCHT functions

Ideal for short- or long-loop applications

Internal balanced or unbalanced ringing

Low power consumption

Software-programmable parameters:

Ringing frequency, amplitude,

cadence, and waveshape

Two-wire ac impedance

Transhybrid balance

DC current loop feed (10–45 mA)

Loop closure and ring trip thresholds

Ground key detect threshold

Integrated dc-dc controller

Wideband CODEC (Si3227)

Low-power sleep mode

On-hook transmission

Loop or ground start operation

Smooth polarity reversal

DTMF generator/decoder

A-Law/µ-Law companding,

linear PCM

PCM and SPI bus digital interfaces

with programmable interrupts

GCI/IOM-2 mode support

3.3 V operation

GR-909 loop diagnostics

Audio diagnostics with loopback

Pb-free/RoHS-compliant packaging

Applications

Customer Premises Equipment (CPE)

Optical Network Terminals (ONT)

Private Branch Exchange (PBX)

Cable EMTAs, ATAs, VoIP

Gateways

Ordering Information

See page 33.

Patents pending

Description

The Dual ProSLIC

is a family of low-voltage CMOS devices that integrate both

SLIC and CODEC functionality into a single IC. In combination with a linefeed IC

(LFIC), they provide a complete two-channel analog telephone interface in

accordance with all relevant LSSGR, ITU, and ETSI specifications. The Dual

ProSLIC devices (Si3226/7) operate from a single 3.3 V supply and interface to

standard PCM/SPI or GCI bus digital interfaces. The LFICs (Si3208/9) perform all

high-voltage functions and operate from a 3.3 V supply as well as high-voltage

battery supplies. The Si3208 is rated for –110 V, and the Si3209 is rated for –

135 V. The Dual ProSLIC devices are available in a 64-pin thin quad flat package

(TQFP), and the LFICs are available in a 40-pin, quad flat no-lead package

(QFN).

Functional Block Diagram

Si3226/7

Si3226

DTMF &

Tone Gen

Caller ID

SPI

Control

Interface

Ringing

Generator

Programmable

AC Impedance

and Hybrid

FSYNC

DRX

DTX

SDI

SDO

SCLK

INT

RST

Si3206

Si3208/9

CODEC

ADC

DAC

CODEC

ADC

DAC

SLIC

Linefeed

Control

Linefeed

Monitor

PCM/

GCI

Interface

TIP

Channel 1

RING

DSP

SLIC

Linefeed

Control

Linefeed

Monitor

Line Diagnostics

PLL

DC-DC Controllers

DC-DC Controller

VBAT

VDC

DC-DC BOM

TIP

Channel 2

RING

PCLK

Preliminary Rev. 0.33 6/07

Si3226/7 Si3208/9

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Si3226/7

Si3208/9

A B L E O F

O N T E N TS

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

3. Bill of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

4. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

4.1. DC Feed Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

4.2. Linefeed Operating States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

4.3. Line Voltage and Current Monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

4.4. Power Monitoring and Power Fault Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

4.5. Thermal Overload Shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

4.6. Power Dissipation Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

4.7. Loop Closure Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

4.8. Ground Key Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.9. Ringing Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.10. Polarity Reversal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.11. Two-Wire Impedance Synthesis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.12. Transhybrid Balance Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.13. Tone Generators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.14. DTMF Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.15. DC-DC Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.16. Wideband Audio . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4.17. SPI Control Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

4.18. PCM Interface and Companding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

4.19. General Circuit Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

4.20. Metallic Loop Testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5. Pin Descriptions: Si3226/7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

6. Pin Descriptions: Si3208/9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

7. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

8. Package Outline: 64-Pin TQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

9. Package Outline: 40-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

Preliminary Rev. 0.33

Recommended Resources

Direct coupling amplifier circuit circuit diagram

DC motor control circuit

Simple charging circuit_2

1kHz square wave generator circuit

Ringing switching power supply overcurrent protection circuit

AD automatically adds test points: I would like to ask how to automatically add test points to the whole board in AD? The current method is rather clumsy. For example, for 20 networks, I first copy 20 test point pads, then add networks...; sparkshen PCB Design

iTOP-3399 development board Linux system modify boot LOGO: [i=s]This post was last edited by Yaojishanchuan on 2021-3-16 14:32[/i]The boot logo of the ITOP-3399 platform is divided into two stages, namely the logo of the u-boot stage and the logo of the kerne...; 遥寄山川 ARM Technology

CPU chip testing technical information: CPU chip testing technology...; 环境试验箱 Domestic Chip Exchange

Analysis of possible causes of I2C failure: I2C is not working, possible reasons and analysis steps:1. Check whether the power is on correctly2. Check whether the master input clock (mclk) of the slave chip is correct3. Check whether the i2c li...; 火辣西米秀 Microcontroller MCU

Pingtouge RVB2601 board-IIC bus test: The internal design of CH2601 has an IIC bus. The I2C bus on the board is connected to ES7210. The ES7210 chip is a four-channel ADC acquisition chip. A silicon microphone is connected to the board.Th...; bigbat Domestic Chip Exchange

【GD32E503 Review】 + littlegl ported to GD32E503V-EVAL: Porting LittlevGL to GD32E503V We have successfully ported tos to the GD32E503V processor. Based on tos, we ported LittlevGL to the GD32E503V-eval development board. Introduction to LittlevGL LittlevG...; 我爱下载 GD32 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components