HYB25DC512160CF-5 datasheet, PDF

Datasheet> All Categories > storage> storage> HYB25DC512160CF-5

HYB25DC512160CF-5: DescriptionDDR DRAM, 32MX16, 0.5ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60; Categorystorage storage; File Size3MB，88 Pages; ManufacturerInfineon; Websitehttp://www.infineon.com/

Download Datasheet Parametric Compare View All

HYB25DC512160CF-5 Overview

DDR DRAM, 32MX16, 0.5ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60

HYB25DC512160CF-5 Parametric

Parameter Name	Attribute value
Maker	Infineon
Parts packaging code	BGA
package instruction	TBGA,
Contacts	60
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.5 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60
length	12 mm
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	60
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	32MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	10 mm

Preview

Download Datasheet

View All

D a t a S h e e t , Rev. 1.10, O c t . 2 0 0 5

HYB25DC512800C[E/F]

HYB25DC512160C[E/F]

512-Mbit Double-Data-Rate SDRAM

DDR SDRAM

RoHS Compliant Products

Memory Products

N e v e r

s t o p

t h i n k i n g .

HYB25DC512[800/160]C[E/F]

512-Mbit Double-Data-Rate SDRAM

Table of Contents

1.1

1.2

2.1

2.2

2.2.1

2.2.2

2.2.3

2.2.4

2.3

2.3.1

2.3.2

2.4

2.5

2.5.1

2.5.2

2.5.3

2.5.4

2.5.5

2.5.6

2.6

3.1

3.2

3.3

3.4

3.4.1

Overview

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Pin Configuration

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Functional Description

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Initialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Mode Register Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Burst Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Burst Type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Read Latency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operating Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Extended Mode Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DLL Enable/Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output Drive Strength . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Bank/Row Activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Precharge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Power-Down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input Clock Frequency Change . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Simplified State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Electrical Characteristics

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Normal Strength Pull-down and Pull-up Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Weak Strength Pull-down and Pull-up Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Current Measurement Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Timing Diagrams

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

System Characteristics for DDR SDRAMs

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

Package Outlines

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

Data Sheet

Rev. 1.10, 2005-10

HYB25DC512[800/160]C[E/F]

512-Mbit Double-Data-Rate SDRAM

List of Tables

Table 1

Table 2

Table 1

Table 2

Table 3

Table 4

Table 6

Table 5

Table 8

Table 7

Table 9

Table 10

Table 11

Attention:

Table 12

Table 14

Table 13

Table 15

Table 17

Table 16

Table 17

Table 18

Table 19

Table 20

Table 21

Table 22

Table 23

Table 24

Table 25

Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Ordering Information for Lead-Free(RoHS Compliant Products) . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Pin Configuration of DDR SDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Abbreviations for Pin Type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Abbreviations for Buffer Type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Burst Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Truth Table 1b: DM Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Truth Table 1a: Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Truth Table 3: Current State Bank n - Command to Bank n (same bank) . . . . . . . . . . . . . . . . . . . 52

Truth Table 2: Clock Enable (CKE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

Truth Table 4: Current State Bank n - Command to Bank m (different bank). . . . . . . . . . . . . . . . . 54

Truth Table 5: Concurrent Auto Precharge. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Input and Output Capacitances . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Electrical Characteristics and DC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Pull-down and Pull-up Process Variations and Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Normal Strength Pull-down and Pull-up Currents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Weak Strength Driver Pull-down and Pull-up Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

AC Timing - Absolute Specifications for DDR400B and DDR333 . . . . . . . . . . . . . . . . . . . . . . . . . 64

AC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64

Specification and Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Specification for HYB25DC512[800/160C[E/F]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

Input Slew Rate for DQ, DQS, and DM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

Input Setup & Hold Time Derating for Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

Input/Output Setup and Hold TIme Derating for Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

Input/Output Setup and Hold Derating for Rise/Fall Delta Slew Rate. . . . . . . . . . . . . . . . . . . . . . . 82

Output Slew Rate Characteristrics (×8 Devices only). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83

Output Slew Rate Characteristics (×16 Devices only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83

TFBGA Common Package Properties (non-green/green) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

Data Sheet

Rev. 1.10, 2005-10

HYB25DC512160CF-5 Related Products

	HYB25DC512160CF-5	HYB25DC512160CE-6	HYB25DC512800CF-6	HYB25DC512160CF-6	HYB25DC512800CE-6	HYB25DC512160CE-5	HYB25DC512800CF-5	HYB25DC512800CE-5
Description	DDR DRAM, 32MX16, 0.5ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60	DDR DRAM, 32MX16, 0.7ns, CMOS, PDSO66, GREEN, PLASTIC, TSOP2-66	DDR DRAM, 64MX8, 0.7ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60	DDR DRAM, 32MX16, 0.7ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60	DDR DRAM, 64MX8, 0.7ns, CMOS, PDSO66, GREEN, PLASTIC, TSOP2-66	DDR DRAM, 32MX16, 0.5ns, CMOS, PDSO66, GREEN, PLASTIC, TSOP2-66	DDR DRAM, 64MX8, 0.5ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60	DDR DRAM, 64MX8, 0.5ns, CMOS, PDSO66, GREEN, PLASTIC, TSOP2-66
Maker	Infineon	Infineon	Infineon	Infineon	Infineon	Infineon	Infineon	Infineon
Parts packaging code	BGA	TSOP2	BGA	BGA	TSOP2	TSOP2	BGA	TSOP2
package instruction	TBGA,	TSSOP,	TBGA,	TBGA,	TSSOP,	TSSOP,	TBGA,	TSSOP,
Contacts	60	66	60	60	66	66	60	66
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknow
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	0.5 ns	0.7 ns	0.7 ns	0.7 ns	0.7 ns	0.5 ns	0.5 ns	0.5 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60	R-PDSO-G66	R-PBGA-B60	R-PBGA-B60	R-PDSO-G66	R-PDSO-G66	R-PBGA-B60	R-PDSO-G66
length	12 mm	22.22 mm	12 mm	12 mm	22.22 mm	22.22 mm	12 mm	22.22 mm
memory density	536870912 bit	536870912 bit	536870912 bit	536870912 bit	536870912 bit	536870912 bit	536870912 bit	536870912 bi
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM
memory width	16	16	8	16	8	16	8	8
Number of functions	1	1	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1	1	1
Number of terminals	60	66	60	60	66	66	60	66
word count	33554432 words	33554432 words	67108864 words	33554432 words	67108864 words	33554432 words	67108864 words	67108864 words
character code	32000000	32000000	64000000	32000000	64000000	32000000	64000000	64000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	32MX16	32MX16	64MX8	32MX16	64MX8	32MX16	64MX8	64MX8
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TBGA	TSSOP	TBGA	TBGA	TSSOP	TSSOP	TBGA	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	GRID ARRAY, THIN PROFILE	GRID ARRAY, THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	GRID ARRAY, THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
self refresh	YES	YES	YES	YES	YES	YES	YES	YES
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	BALL	GULL WING	BALL	BALL	GULL WING	GULL WING	BALL	GULL WING
Terminal pitch	1 mm	0.65 mm	1 mm	1 mm	0.65 mm	0.65 mm	1 mm	0.65 mm
Terminal location	BOTTOM	DUAL	BOTTOM	BOTTOM	DUAL	DUAL	BOTTOM	DUAL
width	10 mm	10.16 mm	10 mm	10 mm	10.16 mm	10.16 mm	10 mm	10.16 mm

Recommended Resources

Night warning light circuit composed of multiple resonators

TBA810S power amplifier circuit diagram

Circuit diagram of electronic ballast with automatic opening and closing b

Simple differential voltmeter

4w power amplifier circuit using volume integrated amplifier

820e computer motherboard circuit diagram_42

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components