BU-65142D1-850 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65142D1-850

BU-65142D1-850: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size247KB，26 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65142D1-850 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78

BU-65142D1-850 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QIP,
Contacts	78
Reach Compliance Code	compliant
Address bus width	11
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL STD 1553
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CQIP-P78
JESD-609 code	e0
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-PRF-38534
Maximum seat height	5.33 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	300k Rad(Si) V
width	41.91 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-65142 and BUS-65142 SERIES*

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BUS-65142 Series is a com-

plete dual redundant MIL-STD-

1553 Remote Terminal Unit (RTU).

The device is based upon two DDC

custom ICs, which includes two

monolithic bi-polar low power trans-

ceivers and one CMOS protocol

containing data buffers and timing

control logic. It supports all 13 mode

codes for dual redundant operation,

any combination of which can be ille-

galized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BUS-65142 Series spe-

cial features. A 14-bit built-in-test

word register stores RTU information,

and sends it to the Bus Controller in

response to the Mode Command

Transmit Bit Word. The BUS-65142

Series performs continuous on-line

wraparound self-test, and provides

four error flags to the host CPU.

Inputs are provided for host CPU con-

trol of 6 bits of the RTU Status Word.

Its

small

hermetic

package,

-55°C to +125°C operating tempera-

ture range, and complete RTU opera-

tion make the BUS-65142 ideal for

most MIL-STD-1553 applications

requiring hardware or microprocessor

subsystems.

FEATURES

•

Complete Integrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Multiple Ordering Options;

+5V (Only), +5V/-15V, and +5V/-12V

•

Direct Interface to Systems With

No Processor

•

Radiation Tolerant Version

Available

•

Space Qualified Version Available

•

High Reliability Screening Available

(Note:

BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.

BU-65142 is NOT recommended for new design, consult factory or local representative for more information)

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

Computer motherboard power circuit with +5.1V, -5V, +12V and -12V outputs

Stabilized power supply circuit with adjustable output voltage Part 2

Integrated circuit BTL amplifier 02

Fake lock alarm

Wave sound biofeedback physiotherapy circuit

Computer motherboard circuit diagram 820 2_25

How to dynamically open the Bluetooth kernel log for the Allwinner V853 chip?: **1. Topic** How to dynamically open the log of the Bluetooth kernel **2. Problem background** Product: Tina product such as scanning pen Hardware: V853 + XR829 Software: Tina linux4.9 The purpose is ...; aleksib Domestic Chip Exchange

Regarding the problem of leakage current when the MOS tube is not completely turned off: The circuit diagram of this part is as shown in the figure. The signal generator PULSE generates a +4V square wave signal, and the driver IC1 converts it into a +18V square wave signal and outputs it ...; 383503452 Analog electronics

Detailed explanation: ground wire and power wire: Part 1: Basic design principles for basic power supply and groundNoise on ground and power linesThe ideal ground resistance is zero, but in reality the ground always has a certain impedance. Especiall...; 木犯001号 Power technology

EEWORLD University - Introducing the SimpleLink? MCU Platform: Introduction to SimpleLink? MCU platform : https://training.eeworld.com.cn/course/4998...; wanglan123 Talking

Basic principles of PCB anti-interference design: The basic principles of anti-interference design are: suppress interference sources, cut off interference propagation paths, and improve the anti-interference performance of sensitive devices. 1. Supp...; 杭猎板 PCB Design

TI Action Camera and Handheld Stabilizer Solutions: This course introduces TI's small-size, low-power power rail solutions, high-efficiency charging chips with JEITA functions to extend system usage time, and highly integrated audio codecs to improve u...; arui1999 TI Technology Forum

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components