LQS40A48-5V0REJ datasheet, PDF

LQS40A48-5V0REJ: DescriptionDC-DC Regulated Power Supply Module, 1 Output, 200W, Hybrid, ROHS COMPLIANT, QUARTER BRICK PACKAGE-10; CategoryPower/power management The power supply circuit; File Size398KB，5 Pages; ManufacturerArtysen Embedded Technologies

Download Datasheet Parametric View All

LQS40A48-5V0REJ Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LQS40A48-5V0REJ	-	-	View	Buy Now

DC-DC Regulated Power Supply Module, 1 Output, 200W, Hybrid, ROHS COMPLIANT, QUARTER BRICK PACKAGE-10

Parameter Name	Attribute value
Maker	Artysen Embedded Technologies
Parts packaging code	MODULE
package instruction	,
Contacts	10
Reach Compliance Code	unknown
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	75 V
Minimum input voltage	36 V
Nominal input voltage	48 V
JESD-30 code	R-XDMA-P10
length	58.4 mm
Number of functions	1
Output times	1
Number of terminals	10
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output voltage	10.5 V
Minimum output voltage	1 V
Nominal output voltage	5 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	8.89 mm
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal form	PIN/PEG
Terminal pitch	3.81 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	200 W
Fine-tuning/adjustable output	YES
width	36.8 mm

How can I hide certain items when printing in AD, such as the frequency mark of the crystal oscillator?: How can I hide certain items when printing in AD, such as the frequency mark of the crystal oscillator?...; 一沙一世 stm32/stm8

gw1n FPGA reads ADS8598H actual DC measurement: The experimental board has not been fully soldered yet. Use flying wires to connect to the FPGA to measure its 3.3V power supply. The multimeter measures 3.293V.At present, the FPGA side directly chec...; littleshrimp Domestic Chip Exchange

Shouldn't the charging curve of a capacitor be inversely proportional to its discharging curve?: Shouldn't the charging curve of a capacitor be inversely proportional to its discharging curve?...; QWE4562009 Integrated technical exchanges

IP core issues in ISE: Recently I downloaded a code about implementing UDP protocol with FPGA from CSDN. The board of the code is xc6slx45-2csg324, and my board model is xc3s500e-4pq208. When translating, an error message a...; Domipy FPGA/CPLD

Attenuator Specifications: The technical indicators of attenuators include: operating frequency band, attenuation, power capacity, return loss, etc.(1) Operating frequency bandThe operating frequency band of an attenuator refer...; Jacktang RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components