MCM63Z836ZP8R datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> MCM63Z836ZP8R

MCM63Z836ZP8R: DescriptionIC,SYNC SRAM,256KX36,CMOS,BGA,119PIN,PLASTIC; Categorystorage storage; File Size464KB，36 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric View All

MCM63Z836ZP8R Overview

IC,SYNC SRAM,256KX36,CMOS,BGA,119PIN,PLASTIC

MCM63Z836ZP8R Parametric

Parameter Name	Attribute value
Maker	NXP
Parts packaging code	BGA
package instruction	LFBGA,
Contacts	119
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Maximum access time	8 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHTECTURE
JESD-30 code	R-PBGA-B119
length	20 mm
memory density	9437184 bit
Memory IC Type	ZBT SRAM
memory width	36
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX36
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	0.65 mm
Terminal location	BOTTOM
width	14 mm

Preview

Download Datasheet

View All

MOTOROLA

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

Order this document

by MCM63Z836/D

Product Preview

256K x 36 and 512K x 18 Bit

ZBT

Fast Static RAM

MCM63Z836

MCM63Z918

Freescale Semiconductor, Inc...

The ZBT RAM is an 8M–bit synchronous fast static RAM designed to provide

Zero Bus Turnaround

. The ZBT RAM allows 100% use of bus cycles during

back–to–back read/write and write/read cycles. The MCM63Z836 (organized as

256K words by 36 bits) and the MCM63Z918 (organized as 512K words by 18

bits) are fabricated in Motorola’s high performance silicon gate CMOS tech-

nology. This device integrates input registers, an output register, a 2–bit address

counter, and high speed SRAM onto a single monolithic circuit for reduced parts

count in communication applications. Synchronous design allows precise cycle

control with the use of an external positive–edge–triggered clock (CK). CMOS

circuitry reduces the overall power consumption of the integrated functions for

greater reliability.

Addresses (SA), data inputs (DQ), and all control signals except output enable

(G) and linear burst order (LBO) are clock (CK) controlled through positive–

edge–triggered noninverting registers.

Write cycles are internally self–timed and are initiated by the rising edge of the

clock (CK) input. This feature eliminates complex off–chip write pulse generation

and provides increased timing flexibility for incoming signals. Write data is

supplied to the memory one cycle after the write sequence initiation for the flow–

through device, and two cycles after the write sequence initiation for the pipelined

device.

For flow–through read cycles, the SRAM allows output data to simply flow freely from the memory

array. For pipelined read cycles, the SRAM output data is temporarily stored by an edge–triggered

output register and then released to the output buffers at the next rising edge of clock (CK).

The MCM63Z836 and MCM63Z918 operate from a 3.3 V core power supply and all outputs oper-

ate on a 2.5 V or 3.3 V power supply. All inputs and outputs are JEDEC Standard JESD8–A and

JESD8–5 compatible.

•

3.3 V

±5%

Core Power Supply, 2.5 V or 3.3 V I/O Supply

•

MCM63Z836 / 918–7 = 7 ns Flow–Through Access / 2.6 ns Pipelined Access (225 MHz)

MCM63Z836 / 918–8 = 8 ns Flow–Through Access / 3 ns Pipelined Access (200 MHz)

MCM63Z836 / 918–8.5 = 8.5 ns Flow–Through Access / 3.5 ns Pipelined Access (166 MHz)

•

Selectable Read/Write Functionality (Flow–Through/Pipelined)

•

Selectable Burst Sequencing Order (Linear/Interleaved)

•

Internally Self–Timed Write Cycle

•

Two–Cycle Deselect (Pipelined)

•

Byte Write Control

•

ADV Controlled Burst

•

Simplified JTAG

•

100–Pin TQFP and 119–Bump PBGA Packages

TQ PACKAGE

TQFP

CASE 983A–01

ZP PACKAGE

PBGA

CASE 999–02

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by

Micron Technology, Inc. and Motorola, Inc.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 4

12/20/99

Motorola, Inc. 1999

MOTOROLA FAST SRAM

For More Information On This Product,

Go to: www.freescale.com

MCM63Z836•MCM63Z918

Recommended Resources

Darkroom timed exposure circuit three

Power amplifier composed of LM2876

STK0030 power amplifier circuit diagram

Principle of high current switching regulated power supply circuit

Practical Power Supply of Single-ended Flyback Switching Regulator

One of the light-controlled integrated regulated power supply circuits

Rectification and filter capacitor selection: I would like to ask, how to choose the capacitance of the filter capacitor after the diode full-wave rectifier? The power supply voltage is 4000V, the current is 30A, and the frequency is 400Hz. I hav...; moonyuehai Power technology

The problem of fast charging damaging the battery: As smartphone screens become larger, resolutions become higher, and mobile phone performance becomes stronger, the battery life of mobile phones has become the object of many people's complaints. When...; Aguilera Analogue and Mixed Signal

Configuration and use of TMS320F28379D SCID SCIB: TI's official routines only give the configuration of SCIA and not the configuration methods of other SCIs. In fact, the configurations of these are the same. The following takes the configuration of ...; Jacktang Analogue and Mixed Signal

[Domestic RISC-V Linux Board Fang·Starlight VisionFive Trial Report] Create User Data Insertion: Tornado creates a model for database insertion. Today, we design the sampled data to be inserted. We design the model.py below the models from peewee import * import peewee_asyncdatabase = peewee_asyn...; lugl4313820 Domestic Chip Exchange

What does the message NETS CONTAINING FLOATING INPUT PINS mean in AD?: Please refer to the following figure: 1. What does the red arrow 1 mean when it says NETS CONTAINING FLOATING INPUT PINS? 2. What does the red arrow 1 prompt: WARNING: NETS WITH NO DRIVING SOURCE mean...; 一沙一世 PCB Design

The sorrow of liberal arts students: the recruitment process of HR who does not understand technology: I am a liberal arts HR major in a military enterprise. I mainly want to learn about embedded development to help me with my daily recruitment work. However, I feel powerless due to my lack of knowledg...; 月光淡淡 Talking about work

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components