PALC18U8Q25CJ datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> PALC18U8Q25CJ

PALC18U8Q25CJ: DescriptionProgrammable Logic Device, PAL-Type, CMOS, CDIP20,; CategoryProgrammable logic devices Programmable logic; File Size1MB，19 Pages; ManufacturerMonolithic Memories

Download Datasheet Parametric Compare View All

PALC18U8Q25CJ Overview

Programmable Logic Device, PAL-Type, CMOS, CDIP20,

PALC18U8Q25CJ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Monolithic Memories
Reach Compliance Code	unknown
Architecture	PAL-TYPE
maximum clock frequency	28.5 MHz
JESD-30 code	R-XDIP-T20
JESD-609 code	e0
Number of entries	18
Output times	8
Number of product terms	74
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Output function	MACROCELL
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

PALC18U8Q25CJ Related Products

	PALC18U8Q25CJ	PALC18U8Q35CN	PALC18U8Q35CNL	PALC18U8Q35CQ	PALC18U8Q25CNL	PALC18U8Q25CN	PALC18U8Q25CQ	PALC18U8Q35CJ
Description	Programmable Logic Device, PAL-Type, CMOS, CDIP20,	Programmable Logic Device, PAL-Type, CMOS, PDIP20,	Programmable Logic Device, PAL-Type, CMOS, PQCC20,	Programmable Logic Device, PAL-Type, CMOS, CDIP20,	Programmable Logic Device, PAL-Type, CMOS, PQCC20,	Programmable Logic Device, PAL-Type, CMOS, PDIP20,	Programmable Logic Device, PAL-Type, CMOS, CDIP20,	Programmable Logic Device, PAL-Type, CMOS, CDIP20,
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Architecture	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE
maximum clock frequency	28.5 MHz	20 MHz	20 MHz	20 MHz	28.5 MHz	28.5 MHz	28.5 MHz	20 MHz
JESD-30 code	R-XDIP-T20	R-PDIP-T20	S-PQCC-J20	R-XDIP-T20	S-PQCC-J20	R-PDIP-T20	R-XDIP-T20	R-XDIP-T20
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0
Number of entries	18	18	18	18	18	18	18	18
Output times	8	8	8	8	8	8	8	8
Number of product terms	74	74	74	74	74	74	74	74
Number of terminals	20	20	20	20	20	20	20	20
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	CERAMIC	PLASTIC	PLASTIC	CERAMIC	PLASTIC	PLASTIC	CERAMIC	CERAMIC
encapsulated code	DIP	DIP	QCCJ	DIP	QCCJ	DIP	DIP	DIP
Encapsulate equivalent code	DIP20,.3	DIP20,.3	LDCC20,.4SQ	DIP20,.3	LDCC20,.4SQ	DIP20,.3	DIP20,.3	DIP20,.3
Package shape	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	CHIP CARRIER	IN-LINE	CHIP CARRIER	IN-LINE	IN-LINE	IN-LINE
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	YES	NO	YES	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	J BEND	THROUGH-HOLE	J BEND	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	QUAD	DUAL	QUAD	DUAL	DUAL	DUAL
Maker	Monolithic Memories	-	-	-	Monolithic Memories	Monolithic Memories	Monolithic Memories	Monolithic Memories

Recommended Resources

High and low frequency signal generator circuit

Circuit diagram for arbitrarily setting the backup power supply voltage

Driving circuit for driving light emitting diodes

Flip-flop driven thyristor circuit

5V/10A100kh choke coil AC converter using SIPMOS transistor

0～50V regulated power supply circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components