EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74HCT74N-00

Description
HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
Categorylogic    logic   
File Size949KB,20 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

SN74HCT74N-00 Overview

HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14

SN74HCT74N-00 Parametric

Parameter NameAttribute value
MakerTexas Instruments
package instructionDIP,
Reach Compliance Codeunknown
seriesHCT
JESD-30 codeR-PDIP-T14
length19.305 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)35 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax22 MHz

SN74HCT74N-00 Related Products

SN74HCT74N-00 SN74HCT74N-10 SN74HCT74DR-00 SN54HCT74FK SN54HCT74FK-00 SN54HCT74J-00 SN54HCT74FKR SN54HCT74WR SN74HCT74D-00
Description HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, CERAMIC, SSOP-14 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC, DFP-14 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, CERAMIC, SSOP-14
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
package instruction DIP, DIP, SOP, QCCN, LCC20,.35SQ QCCN, DIP, QCCN, DFP, SOP,
Reach Compliance Code unknown unknown unknown not_compliant unknown unknown unknown unknown unknown
series HCT HCT HCT HCT HCT HCT HCT HCT HCT
JESD-30 code R-PDIP-T14 R-PDIP-T14 R-PDSO-G14 S-CQCC-N20 S-CQCC-N20 R-GDIP-T14 S-CQCC-N20 R-GDFP-F14 R-PDSO-G14
length 19.305 mm 19.305 mm 8.65 mm 8.89 mm 8.89 mm 19.56 mm 8.89 mm 9.21 mm 8.65 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Number of digits 1 1 1 1 1 1 1 1 1
Number of functions 2 2 2 2 2 2 2 2 2
Number of terminals 14 14 14 20 20 14 20 14 14
Maximum operating temperature 85 °C 85 °C 85 °C 125 °C 125 °C 125 °C 125 °C 125 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -55 °C -55 °C -55 °C -55 °C -55 °C -40 °C
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED PLASTIC/EPOXY
encapsulated code DIP DIP SOP QCCN QCCN DIP QCCN DFP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR SQUARE SQUARE RECTANGULAR SQUARE RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE SMALL OUTLINE CHIP CARRIER CHIP CARRIER IN-LINE CHIP CARRIER FLATPACK SMALL OUTLINE
propagation delay (tpd) 35 ns 35 ns 35 ns 42 ns 42 ns 42 ns 42 ns 42 ns 35 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 5.08 mm 1.75 mm 2.03 mm 2.03 mm 5.08 mm 2.03 mm 2.03 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO YES YES YES NO YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL MILITARY MILITARY MILITARY MILITARY MILITARY INDUSTRIAL
Terminal form THROUGH-HOLE THROUGH-HOLE GULL WING NO LEAD NO LEAD THROUGH-HOLE NO LEAD FLAT GULL WING
Terminal pitch 2.54 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL QUAD QUAD DUAL QUAD DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 7.62 mm 7.62 mm 3.9 mm 8.89 mm 8.89 mm 7.62 mm 8.89 mm 6.29 mm 3.9 mm
minfmax 22 MHz 22 MHz 22 MHz 20 MHz 18 MHz 18 MHz 20 MHz 20 MHz 22 MHz
Parts packaging code - - SSOP QLCC - - QLCC DFP SSOP
Contacts - - 14 20 - - 20 14 14
Diagram of each parameter of power MOS tube
[i=s]This post was last edited by qwqwqw2088 on 2018-11-8 10:17[/i] [size=4]Maximum Rated Parameters[/size] [align=center][size=4][/size][/align][size=4] [/size] [size=4]Maximum Rated Parameters, all ...
qwqwqw2088 Analogue and Mixed Signal
No one will not understand loop compensation.
[align=left][align=left][align=left][align=left][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px]As an engineer, I work with power supply design engineers every day. I...
赵玉田 Making friends through disassembly
TMS320C6678 chip TI original board development
I recently got a TI 6678 board. I am still reading and sorting out the information about the board provided by TI. It is a bit difficult to read in pure English. The various test routines are stuck in...
alasijia DSP and ARM Processors
DSP Transplantation and Optimization of H.264 Encoder
[i=s]This post was last edited by Jacktang on 2019-3-16 21:53[/i] [backcolor=white][color=#000000][size=4] The main implementation versions of H.264 encoders are: JM, T264, and X264. Among them, JM is...
Jacktang DSP and ARM Processors
The cross-sectional area and current of the wire can be estimated by the following formula
The cross-sectional area and current of wires are estimated by the following formula : 10 is 5, 100 is 2, 25.35, 43 is 75.90 is two and a half times, and the wire is in a tube. The temperature is 80% ...
fighting Analog electronics
Solutions to reduce noise in op amp circuits
Noise can be a random or repetitive signal, generated internally or externally, in the form of voltage or current with wideband or broadband, high frequency or low frequency. (Here, we define noise as...
Aguilera Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号