DDR DRAM,
| Parameter Name | Attribute value |
| Maker | Alliance Memory |
| package instruction | VFBGA, |
| Reach Compliance Code | unknown |
| Factory Lead Time | 8 weeks |
| access mode | MULTI BANK PAGE BURST |
| Other features | AUTO/SELF REFRESH |
| JESD-30 code | R-PBGA-B78 |
| length | 10.5 mm |
| memory density | 2147483648 bit |
| Memory IC Type | DDR DRAM |
| memory width | 4 |
| Number of functions | 1 |
| Number of ports | 1 |
| Number of terminals | 78 |
| word count | 536870912 words |
| character code | 512000000 |
| Operating mode | SYNCHRONOUS |
| Maximum operating temperature | 95 °C |
| Minimum operating temperature | |
| organize | 512MX4 |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | VFBGA |
| Package shape | RECTANGULAR |
| Package form | GRID ARRAY, VERY THIN PROFILE, FINE PITCH |
| Maximum seat height | 1 mm |
| self refresh | YES |
| Maximum supply voltage (Vsup) | 1.45 V |
| Minimum supply voltage (Vsup) | 1.283 V |
| Nominal supply voltage (Vsup) | 1.35 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | OTHER |
| Terminal form | BALL |
| Terminal pitch | 0.8 mm |
| Terminal location | BOTTOM |
| width | 7.5 mm |
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
京公网安备 11010802033920号
EEWORLD
