HBLXT9785EHCD0 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> HBLXT9785EHCD0

HBLXT9785EHCD0: DescriptionInterface Circuit, PQFP208, PLASTIC, HQFP-208; CategoryWireless rf/communication Telecom circuit; File Size4MB，234 Pages; ManufacturerInphi Corporation

Download Datasheet Parametric View All

HBLXT9785EHCD0 Overview

Interface Circuit, PQFP208, PLASTIC, HQFP-208

HBLXT9785EHCD0 Parametric

Parameter Name	Attribute value
Maker	Inphi Corporation
package instruction	HFQFP,
Reach Compliance Code	compliant
JESD-30 code	S-PQFP-G208
length	28 mm
Number of functions	1
Number of terminals	208
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	HFQFP
Package shape	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, FINE PITCH
Certification status	Not Qualified
Maximum seat height	4.1 mm
Nominal supply voltage	2.5 V
surface mount	YES
Telecom integrated circuit types	INTERFACE CIRCUIT
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	28 mm

Preview

Download Datasheet

View All

Intel

LXT9785 and LXT9785E Advanced

8-Port 10/100 Mbps PHY Transceivers

Datasheet

The Intel

LXT9785 and LXT9785E are 8-port Fast Ethernet PHY Transceivers supporting

IEEE 802.3 physical layer applications at 10 Mbps and 100 Mbps. These devices provide Serial/

Source Synchronous Serial Media Independent Interfaces (SMII/SS-SMII) and Reduced Media

Independent Interface (RMII) for switching and other independent port applications. The

LXT9785 and LXT9785E are identical except for the IP telephony features included in the

LXT9785E transceiver. The LXT9785E is an enhanced version of the LXT9785 that detects

Data Terminal Equipment (DTE) requiring power from the switch over a CAT5 cable. The

system uses the information collected by the LXT9785E to apply power if the DTE at the far end

requires power over the cable, such as an IP telephone.

Each network port can provide a twisted-pair (TP) or Low-Voltage Positive Emitter Coupled

Logic (LVPECL) interface. The twisted-pair interface supports 10 Mbps and 100 Mbps

(10BASE-T and 100BASE-TX) Ethernet over twisted-pair. The LVPECL interface supports

100 Mbps (100BASE-FX) Ethernet over fiber-optic media.

The LXT9785/LXT9785E provides three discrete LED driver outputs for each port. The devices

support both half-duplex and full-duplex operation at 10 Mbps and 100 Mbps and require only a

single 2.5 V power supply.

Applications

Enterprise switches

IP telephony switches

Storage Area Networks

Multi-port Network Interface Cards (NICs)

Product Features

Eight IEEE 802.3-compliant 10BASE-T or

100BASE-TX ports with integrated filters.

100BASE-FX fiber-optic capability on all

ports.

2.5 V operation.

Low power consumption; 250 mW per port

typical.

Multiple RMII or SMII/SS-SMII ports for

independent PHY port operation.

Auto MDI/MDIX crossover capability.

Proprietary Optimal Signal Processing™

architecture improves SNR by 3 dB over

ideal analog filters.

Optimized for dual-high stacked RJ-45

applications.

MDIO sectionalization into 2x4 or 1x8

configurations.

Supports both auto-negotiation systems and

legacy systems without auto-negotiation

capability.

Robust baseline wander correction.

Configurable through the MDIO port or

external control pins.

JTAG boundary scan.

208-pin PQFP: LXT9785HC,

LXT9785EHC, LXT9785HE.

241-ball BGA: LXT9785BC,

LXT9785EBC.

196-ball BGA: LXT9785MBC (includes

DTE detection similar to the LXT9785E)

DTE detection for remote powering

applications (LXT9785E and

LXT9785MBC only).

Extended temperature operation of -40

to +85

C (LXT9785E only).

Document Number: 249241

Revision Number: 010

Revision Date: 30-May-2006

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL

PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY

ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN

INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS

ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES

RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER

INTELLECTUAL PROPERTY RIGHT.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for

future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel

LXT9785 and Intel

LXT9785E PHY Transceivers may contain design defects or errors known as errata which may cause the product to

deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling

1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Datasheet

Document Number: 249241

Revision Number: 010

Revision Date: 30-May-2006

Contents

1.0

Introduction..................................................................................................................................17

1.1

1.2

2.0

3.0

What You Will Find in This Document ................................................................................ 17

Related Documents ............................................................................................................ 17

Block Diagram

............................................................................................................................. 18

Pin/Ball Assignments and Signal Descriptions

........................................................................ 19

3.1

PQFP Pin Assignments ...................................................................................................... 19

3.1.1 PQFP Pin Assignments – RMII Configuration ....................................................... 20

3.1.2 PQFP Pin Assignments – SMII Configuration........................................................ 25

3.1.3 PQFP Pin Assignments – SS-SMII Configuration.................................................. 30

PQFP Signal Descriptions .................................................................................................. 35

3.2.1 Signal Name Conventions .....................................................................................35

3.2.2 PQFP Signal Descriptions – RMII, SMII, and SS-SMII Configurations.................. 35

BGA23 Ball Assignments.................................................................................................... 50

3.3.1 RMII BGA23 Ball List ............................................................................................. 51

3.3.2 SMII BGA23 Ball List ............................................................................................. 61

3.3.3 SS-SMII BGA23 Ball List ....................................................................................... 71

BGA23 Signal Descriptions ................................................................................................ 81

3.4.1 Signal Name Conventions .....................................................................................81

3.4.2 Signal Descriptions – RMII, SMII, and SS-SMII Configurations............................. 81

BGA15 Ball Assignments.................................................................................................... 98

3.5.1 BGA15 Ball List...................................................................................................... 99

BGA15 Signal Descriptions .............................................................................................. 108

3.6.1 Signal Name Conventions ...................................................................................108

3.6.2 Signal Descriptions – SMII and SS-SMII Configurations ..................................... 108

3.2

3.3

3.4

3.5

3.6

4.0

Functional Description..............................................................................................................

115

4.1

Introduction ....................................................................................................................... 115

4.1.1 OSP™ Architecture ............................................................................................. 115

4.1.2 Comprehensive Functionality .............................................................................. 116

4.1.2.1 Sectionalization .................................................................................... 116

Interface Descriptions ....................................................................................................... 116

4.2.1 10/100 Network Interface..................................................................................... 116

4.2.1.1 Twisted-Pair Interface .......................................................................... 117

4.2.1.2 MDI Crossover (MDIX)......................................................................... 118

4.2.1.3 Fiber Interface ...................................................................................... 118

Media Independent Interface (MII) Interfaces ................................................................... 118

4.3.1 Global MII Mode Select ....................................................................................... 118

4.3.2 Internal Loopback ................................................................................................ 119

4.3.3 RMII Data Interface.............................................................................................. 119

4.3.4 Serial Media Independent Interface (SMII) and Source Synchronous- Serial Media

Independent Interface (SS-SMII)120

4.3.4.1 SMII Interface....................................................................................... 120

4.3.4.2 Source Synchronous-Serial Media Independent Interface .................. 120

4.3.5 Configuration Management Interface .................................................................. 120

4.3.6 MII Isolate ............................................................................................................ 120

4.2

4.3

Datasheet

Document Number: 249241

Revision Number: 010

Revision Date: 30-May-2006

Contents

4.4

4.5

4.6

4.7

4.8

4.9

4.3.7 MDIO Management Interface .............................................................................. 120

4.3.8 MII Sectionalization.............................................................................................. 122

4.3.9 MII Interrupts........................................................................................................ 122

4.3.10 Global Hardware Control Interface ...................................................................... 123

4.3.11 FIFO Initial Fill Values.......................................................................................... 123

Operating Requirements................................................................................................... 124

4.4.1 Power Requirements ........................................................................................... 124

4.4.2 Clock/SYNC Requirements ................................................................................. 124

4.4.2.1 Reference Clock .................................................................................. 124

4.4.2.2 TxCLK Signal (SS-SMII only)............................................................... 124

4.4.2.3 TxSYNC Signal (SMII/SS-SMII)........................................................... 124

4.4.2.4 RxSYNC Signal (SS-SMII only) ........................................................... 124

4.4.2.5 RxCLK Signal (SS-SMII Only) ............................................................. 125

Initialization ....................................................................................................................... 125

4.5.1 MDIO Control Mode............................................................................................. 125

4.5.2 Hardware Control Mode....................................................................................... 125

4.5.3 Power-Down Mode .............................................................................................. 126

4.5.3.1 Global (Hardware) Power Down .......................................................... 127

4.5.3.2 Port (Software) Power Down ............................................................... 127

4.5.4 Reset ................................................................................................................... 127

4.5.5 Hardware Configuration Settings......................................................................... 128

Link Establishment............................................................................................................ 128

4.6.1 Auto-Negotiation .................................................................................................. 128

4.6.1.1 Base Page Exchange .......................................................................... 128

4.6.1.2 Manual Next Page Exchange .............................................................. 129

4.6.1.3 Controlling Auto-Negotiation ................................................................ 129

4.6.1.4 Link Criteria.......................................................................................... 129

4.6.1.5 Parallel Detection................................................................................. 129

4.6.1.6 Reliable Link Establishment While Auto MDI/MDIX is Enabled in Forced

Speed Mode130

Serial MII Operation.......................................................................................................... 130

4.7.1 SMII Reference Clock.......................................................................................... 134

4.7.2 TxSYNC Pulse (SMII/SS-SMII)............................................................................ 134

4.7.3 Transmit Data Stream.......................................................................................... 134

4.7.3.1 Transmit Enable................................................................................... 134

4.7.3.2 Transmit Error ...................................................................................... 134

4.7.4 Receive Data Stream........................................................................................... 135

4.7.4.1 Carrier Sense....................................................................................... 135

4.7.4.2 Receive Data Valid .............................................................................. 135

4.7.4.3 Receive Error ....................................................................................... 135

4.7.4.4 Receive Status Encoding..................................................................... 135

4.7.5 Collision ............................................................................................................... 135

4.7.6 Source Synchronous-Serial Media Independent Interface .................................. 136

RMII Operation ................................................................................................................. 140

4.8.1 RMII Reference Clock.......................................................................................... 140

4.8.2 Transmit Enable................................................................................................... 141

4.8.3 Carrier Sense & Data Valid.................................................................................. 141

4.8.4 Receive Error....................................................................................................... 141

4.8.5 Out-of-Band Signaling ......................................................................................... 141

4.8.6 4B/5B Coding Operations .................................................................................... 141

100 Mbps Operation ......................................................................................................... 144

Datasheet

Document Number: 249241

Revision Number: 010

Revision Date: 30-May-2006

Contents

4.10

4.11

4.12

4.13

4.14

100BASE-X Network Operations ......................................................................... 144

100BASE-X Protocol Sublayer Operations.......................................................... 144

4.9.2.1 PCS Sublayer ...................................................................................... 144

4.9.3 PMA Sublayer ......................................................................................................146

4.9.3.1 Link ......................................................................................................147

4.9.3.2 Link Failure Override............................................................................147

4.9.3.3 Carrier Sense/Data Valid (RMII) .......................................................... 147

4.9.3.4 Carrier Sense (SMII) ............................................................................147

4.9.3.5 Receive Data Valid (SMII).................................................................... 147

4.9.3.6 Twisted-Pair PMD Sublayer ................................................................. 148

4.9.3.7 Fiber PMD Sublayer............................................................................. 148

10 Mbps Operation ........................................................................................................... 149

4.10.1 Preamble Handling .............................................................................................. 149

4.10.2 Dribble Bits .......................................................................................................... 150

4.10.3 Link Test .............................................................................................................. 150

4.10.3.1 Link Failure ..........................................................................................150

4.10.4 Jabber ..................................................................................................................150

DTE Discovery Process .................................................................................................... 151

4.11.1 Definitions ............................................................................................................ 151

4.11.2 Interaction between Processor, MAC, and PHY ..................................................152

4.11.3 Management Interface and Control .....................................................................152

4.11.4 DTE Discovery Process Flow .............................................................................. 153

4.11.5 DTE Discovery Behavior...................................................................................... 154

Monitoring Operations ......................................................................................................156

4.12.1 Monitoring Auto-Negotiation ................................................................................ 156

4.12.2 Per-Port LED Driver Functions ............................................................................156

4.12.3 Out-of-Band Signaling ......................................................................................... 157

4.12.4 Boundary Scan Interface ..................................................................................... 158

4.12.5 State Machine ......................................................................................................158

4.12.6 Instruction Register .............................................................................................. 158

4.12.7 Boundary Scan Register ...................................................................................... 158

Cable Diagnostics Overview ............................................................................................. 159

4.13.1 Features............................................................................................................... 159

4.13.2 Operation .............................................................................................................159

4.13.2.1 Short and Long Cable Testing Requirements ......................................159

4.13.2.2 Precision .............................................................................................. 159

4.13.3 Implementation Considerations ........................................................................... 160

4.13.4 Basic Implementation ..........................................................................................160

Link Hold-Off Overview ..................................................................................................... 161

4.14.1 Features............................................................................................................... 161

4.14.2 Operation .............................................................................................................162

4.9.1

4.9.2

5.0

Application Information

............................................................................................................ 164

5.1

5.2

Design Recommendations................................................................................................ 164

General Design Guidelines ...............................................................................................164

5.2.1 Power Supply Filtering ......................................................................................... 164

5.2.2 Power and Ground Plane Layout Considerations................................................ 165

5.2.2.1 Chassis Ground ...................................................................................165

5.2.3 MII Terminations .................................................................................................. 165

5.2.4 Twisted-Pair Interface ..........................................................................................165

5.2.4.1 Magnetic Requirements .......................................................................166

Datasheet

Document Number: 249241

Revision Number: 010

Revision Date: 30-May-2006

Recommended Resources

Bath tank thermostatic control circuit

Single tone burst circuit for microphone

Two-key interactive keyboard interface circuit

IR sensor and monitor wake up the main system circuit

Constant voltage/constant current power supply composed of CW117

Three-level NAND gate circuit

[ESP32-Korvo Review] 05 Development Environment Construction Part 2: The previous review article explained the construction of the development environment, but it took a long time and failed: https://en.eeworld.com/bbs/thread-1158940-1-1.htmlToday is Friday. I got home...; 天意无罪 Domestic Chip Exchange

SIMETRIX/SIMPLIS simulation tutorials and examples: The following are the collected SIMETRIX/SIMPLIS simulation tutorials and examples. You can collect them if you need them....; 木犯001号 Power technology

Development data of National Technology N32G455: [i=s]This post was last edited by Hot Ximixiu on 2021-12-6 12:54[/i]Development data of National Technology N32G455...; 火辣西米秀 Domestic Chip Exchange

[SC8905 EVM Review] + Found an error in the User Guide: In order to further understand and use the SC8905 power control board, I carefully read the "SC8905 EVM User Guide" today and found that the description of the register settings for charging and disch...; hujj Domestic Chip Exchange

Goodbye 2019, Hello 2020+Summarize the past and look forward to the future: [i=s]This post was last edited by ddllxxrr on 2020-1-6 20:48[/i]2019 was a busy year for me. The nature of my company meant I was busy. I think 2020 will be the same. Otherwise, I will quit the compan...; ddllxxrr Talking

[RVB2601 Creative Application Development] User Experience 09 -- YoC Event: [i=s]This post was last edited by sonicfirr on 2022-5-13 22:23[/i]After a period of stagnation, I continued the development of creative applications for RVB2601. My creative project requires RVB2601 t...; sonicfirr XuanTie RISC-V Activity Zone

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components