EEWORLDEEWORLDEEWORLD

Part Number

Search

AZ100LVEL33N+

Description
Logic Circuit
Categorylogic    logic   
File Size154KB,10 Pages
ManufacturerArizona Microtek
Websitehttp://azmicrotek.com
Download Datasheet Parametric View All

AZ100LVEL33N+ Overview

Logic Circuit

AZ100LVEL33N+ Parametric

Parameter NameAttribute value
MakerArizona Microtek
package instruction,
Reach Compliance Codecompliant
ARIZONA MICROTEK, INC.
AZ10LVEL33
AZ100LVEL33
ECL/PECL
÷4
Divider
FEATURES
PACKAGE
Green / RoHS Compliant /
Lead (Pb) Free package available
Operating Range of 3.0V to 5.5V
470ps Propagation Delay
4.0GHz Toggle Frequency
Internal Input Pulldown Resistors
Direct Replacement for ON Semiconductor
MC10EL33, MC100EL33,
and MC100LVEL33
Transistor Count = 91 Devices
MLP 8 (2x2) RoHS
Compliant / Lead
(Pb) Free
MLP 8 (2x2) Green
/ RoHS Compliant /
Lead (Pb) Free
MLP 16 (3x3)
SOIC 8
SOIC 8
TSSOP 8
TSSOP 8
1
2
3
PACKAGE AVAILABILITY
PART NUMBER
AZ100LVEL33N+
MARKING
C3+
<Date Code>
C3G
<Date Code>
AZM
L33
<Date Code>
AZM10
LVEL33
AZM100
LVEL33
AZT
LV33
AZH
LV33
NOTES
1,2
AZ100LVEL33NG
1,2
AZ10/100LVEL33L
AZ10LVEL33D
AZ100LVEL33D
AZ10LVEL33T
AZ100LVEL33T
1,2
1,2,3
1,2,3
1,2,3
1,2,3
DESCRIPTION
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K
parts) Tape & Reel.
Date code format: “Y” or “YY” for year followed by “WW” for week.
Date code “YWW” or “YYWW” on underside of part.
The AZ10/100LVEL33 is an integrated
÷4
divider. The RESET pin is asynchronous and clears the output (Q
Low, Q High) on the rising edge. Upon power-up, the internal flip-flop will be in a random logic state. RESET
¯
allows for the synchronization of multiple LVEL33’s in a system.
The LVEL33 provides a V
BB
output for single-end use or a DC bias reference for AC coupling to the device.
¯¯¯¯
For single-ended input applications, the V
BB
reference should be connected to one side of the CLK/ CLK differential
input pair. The input signal is then fed to the other CLK/ CLK input. The V
BB
pin can support 1.0mA sink/source
¯¯¯¯
current. When used, the V
BB
pin should be bypassed to ground via a 0.01μF capacitor.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
LOGIC DIAGRAM
PIN DESCRIPTION
PIN
CLK, CLK
¯¯¯
RESET
V
BB
Q, Q
¯
V
CC
V
EE
FUNCTION
Clock Inputs
Asynchronous Reset
Reference Voltage Output
Data Outputs
Positive Supply
Negative Supply
RESET
R
Q
÷4
CLK
CLK
V
BB
Q
1630 S. STAPLEY DR., SUITE 127
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号