CAT24WC128K-1.8 datasheet, PDF

Datasheet> All Categories > storage> storage> CAT24WC128K-1.8

CAT24WC128K-1.8: DescriptionCAT24WC128K-1.8; Categorystorage storage; File Size1MB，9 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric View All

CAT24WC128K-1.8 Overview

CAT24WC128K-1.8

CAT24WC128K-1.8 Parametric

Parameter Name	Attribute value
Maker	ON Semiconductor
package instruction	SOIC-8
Reach Compliance Code	unknown
Maximum clock frequency (fCLK)	0.1 MHz
Data retention time - minimum	100
Durability	100000 Write/Erase Cycles
I2C control byte	1010XXXR
JESD-30 code	R-PDSO-G8
length	5.23 mm
memory density	131072 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	16384 words
character code	16000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16KX8
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
Programming voltage	5 V
Maximum seat height	2.03 mm
Serial bus type	I2C
Maximum standby current	0.000001 A
Maximum slew rate	0.003 mA
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	1.8 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	5.25 mm
Maximum write cycle time (tWC)	10 ms
write protect	HARDWARE

Preview

Download Datasheet

View All

CAT24WC128

128K-Bit I

C Serial CMOS EEPROM

FEATURES

1MHz I

C Bus Compatible*

1.8 to 6 Volt Operation

Low Power CMOS Technology

64-Byte Page Write Buffer

Self-Timed Write Cycle with Auto-Clear

Commercial, Industrial and Automotive

Write Protect Feature

GEN

ALO

– Entire Array Protected When WP at V

100,000 Program/Erase Cycles

100 Year Data Retention

8-Pin DIP, 8-Pin SOIC or 14-pin TSSOP

"Green" Package Options Available

Temperature Ranges

DESCRIPTION

The CAT24WC128 is a 128K-bit Serial CMOS E

PROM

internally organized as 16384 words of 8 bits each.

Catalyst’s advanced CMOS technology substantially

reduces device power requirements. The

PIN CONFIGURATION

DIP Package (P, L)

VSS

SOIC Package (J, W, K, X)

VSS

PIN FUNCTIONS

Pin Name

SDA

SCL

VCC

TSSOP Package (U14, Y14)

SCL

VCC

SDA

SCL

BLOCK DIAGRAM

EXTERNAL LOAD

DOUT

ACK

VCC

VSS

SDA

START/STOP

LOGIC

CONTROL

LOGIC

CAT24WC128 features a 64-byte page write buffer.

The device operates via the I

C bus serial interface and

is available in 8-pin DIP, 8-pin SOIC or 14-pin TSSOP

packages.

SENSE AMPS

SHIFT REGISTERS

WORD ADDRESS

BUFFERS

COLUMN

DECODERS

512

VCC

SCL

SDA

VSS

SDA

XDEC

256

EEPROM

256X512

Function

Serial Data/Address

Serial Clock

Write Protect

+1.8V to +6V Power Supply

Ground

SCL

STATE COUNTERS

HIGH VOLTAGE/

TIMING CONTROL

DATA IN STORAGE

* Catalyst Semiconductor is licensed by Philips Corporation to carry the I

C Bus Protocol.

Characteristics subject to change without notice

Doc. No. 1038, Rev. F

Recommended Resources

Basic circuit diagram of thermistor bridge measurement

Three-phase AC phase sequence detection circuit

LG Electronics MC-5586DTW computerized grill type microwave oven circuit diagram

Linear FM demodulator

Bathroom automatic flushing device circuit

Combustible gas fully automatic igniter

Can you please tell me how to port MicroPython to my own chip?: I saw that the moderator had ported it to F103. Is it possible to port it to non-STM series chips? Does the chip that needs to be ported have any requirements for architecture, ROM, etc.?Is there any ...; 极限零 MicroPython Open Source section

Simple automatic resistance tester: 1 System Solution This system is mainly composed of analog acquisition module, operation control module, key display module and power supply module. The selection of these modules is demonstrated belo...; newrudeman Electronics Design Contest

Thank you + EEWORLD for accompanying me: Thank you eeworld for your company all the way. You have been with me through thick and thin in the past, and I will share the sunshine and rainbows with you in the future. Thank you eeworld....; wago2008 Talking

The USB2.0 port of GL3520 USB3.0 HUB cannot be recognized: [i=s]This post was last edited by LuJianchang on 2020-12-18 15:28[/i]Regarding the GL3520 USB3.0 HUB, the USB2.0 interface cannot recognize the USB device due to plugging and unplugging the USB3.0 int...; LuJianchang PCB Design

Do you know how a Verilog HDL program is structured?: ...; 至芯科技FPGA大牛 FPGA/CPLD

Make full use of the FLASH storage space of MSP430: After adjusting the FLASH of MSP430, we found that we can use the FLASH of 430 itself, instead of expanding EEROM to store user data.Purpose: It can be used to store data collected by A/D. If it is a ...; 灞波儿奔 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components