EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6204B501MR

Description
3.3 V FIXED POSITIVE LDO REGULATOR, 0.33 V DROPOUT, PDSO5
Categorysemiconductor    Power management   
File Size1MB,28 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Download Datasheet Parametric View All

XC6204B501MR Overview

3.3 V FIXED POSITIVE LDO REGULATOR, 0.33 V DROPOUT, PDSO5

XC6204B501MR Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals5
Maximum output current0.1500 A
Maximum output voltage3.37 V
Minimum output voltage3.23 V
Maximum input voltage10 V
Minimum input voltage2 V
Processing package descriptionROHS COMPLIANT, SOT-25, 5 PIN
stateCONSULT MFR
CraftsmanshipCMOS
packaging shapeRectangle
Package SizeSMALL OUTLINE, 低 PROFILE, SHRINK PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.9500 mm
Terminal locationpair
Packaging MaterialsPlastic/Epoxy
Maximum voltage difference0.3300 V
Adjustment typeFixed Positive Voltage Low Dropout Linear Regulator Regulator
Rated output voltage3.3 V
03S_04XC6204 02.9.12 2:57 PM ページ 257
Series
(Can be used with low ESR Capacitor Compatible. ON-OFF Switch) High Speed LDO Regulators
NCMOS
Low Power Consumption
NDropout
Voltage
: 60mV @ 30mA,
200mV @ 100mA
NMaximum
Output Current
NHighly
Accurate
: 150mA
: ± 2%
■Applications
GMobile
phones
GCordless
phones
GCameras,
video recorders
GPortable
games
GPortable
AV equipment
GReference
voltage
GBattery
powered equipment
3
NOutput
Voltage Range : 1.8V ~ 6.0V
NLow
ESR capacitor compatible
■General Description
The XC6204 series are highly precise, low noise, positive voltage LDO
regulators manufactured using CMOS processes. The series achieves
high ripple rejection and low dropout and consists of a standard voltage
source, an error correction, current limiter and a phase compensation
circuit plus a driver transistor.
Output voltage is selectable in 50mV increments within a range of 1.8V ~
6.0V.
The series is also compatible with low ESR ceramic capacitors which
give added output stability. This stability can be maintained even during
load fluctuations due to the excellent transient response of the series.
The current limiter's foldback circuit also operates as a short protect for
the output current limiter and the output pin.
The CE function enables the output to be turned off, resulting in greatly
reduced power consumption.
■Features
Maximum Output Current
:
Dropout Voltage
:
Maximum Operating Voltage
:
Output Voltage Range
:
Highly Accurate
:
Low Power Consumption
:
Standby Current
High Ripple Rejection
Low Output Noise
150mA
200mV (I
OUT
= 100mA)
10V
1.8V ~ 6.0V in 50mV increments
± 2%
TYP 70µA
: less than 0.1µA
: 70dB (10 kHz)
: 30µVrms
Operational Temperature Range
: -40°C ~ +85°C
Low ESR Capacitor Compatible
: Ceramic capacitor
■Typical Application Circuit
V
IN
V
OUT
CE
V
SS
C
IN
0.1µF
C
L
1µF
■Typical Performance
Characteristic
XC6204x302
90
80
70
60
50
40
30
20
10
0
0.1
1
10
100
Ripple Frequency:f (kHz)
1000
V
IN
=4.0V
DC
+0.5Vp-p
AC
I
OUT
=50mA, C
L
=1.0µF(ceramic)
Ripple Rejection Rate:RR (dB)
257
Alibaba has started working on micropython to accelerate AIot innovation. Do you want to try it?
DCExpert, a senior engineer of MicroPython on the forum, shared a piece of news today: Alibaba has also started working on MicroPython~ Is Python Light Application the same as MicroPython? — It’s just...
nmg MicroPython Open Source section
msp430f5529 rocket board external power supply problem
The msp430f5529 rocket board is a microcontroller development board commonly used in college electronic design competitions in the past two years. However, many participating students have caused the ...
Jacktang Microcontroller MCU
Is the speed so slow when you use VIVADO?
It felt like most of the day was spent waiting for VIVADO to "compile". It would take more than ten or twenty minutes to correct a small error, and it would take the same amount of time again to corre...
littleshrimp FPGA/CPLD
Purgatory Legend-FIFO War.pdf
Purgatory Legend-FIFO War.pdf...
雷北城 EE_FPGA Learning Park
Op amp differential attenuation circuit problem
I want to use an op amp to make a voltage attenuation circuit to measure 3~48V DC signals. Attached is a preliminary circuit diagram, but the power frequency interference problem cannot be solved duri...
jesseyuan Analog electronics
17 IP design based on Avalon bus
...
至芯科技FPGA大牛 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号