74AUP1G158GF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74AUP1G158GF

74AUP1G158GF: DescriptionMultiplexer, AUP/ULP/V Series, 1-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, PDSO6; Categorylogic logic; ManufacturerNexperia; Websitehttps://www.nexperia.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74AUP1G158GF Overview

Multiplexer, AUP/ULP/V Series, 1-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, PDSO6

74AUP1G158GF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Nexperia
package instruction	VSON,
Reach Compliance Code	compliant
series	AUP/ULP/V
JESD-30 code	S-PDSO-N6
JESD-609 code	e3
length	1 mm
Logic integrated circuit type	MULTIPLEXER
Humidity sensitivity level	1
Number of functions	1
Number of entries	2
Output times	1
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output polarity	INVERTED
Package body material	PLASTIC/EPOXY
encapsulated code	VSON
Package shape	SQUARE
Package form	SMALL OUTLINE, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	21 ns
Certification status	Not Qualified
Maximum seat height	0.5 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	1.1 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Tin (Sn)
Terminal form	NO LEAD
Terminal pitch	0.35 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	1 mm

74AUP1G158GF Related Products

	74AUP1G158GF	74AUP1G158GM	74AUP1G158GN	74AUP1G158GS	74AUP1G158GW
Description	Multiplexer, AUP/ULP/V Series, 1-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, PDSO6	Multiplexer, AUP/ULP/V Series, 1-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, PDSO6	Multiplexer, AUP/ULP/V Series, 1-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, PDSO6	Multiplexer, AUP/ULP/V Series, 1-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, PDSO6	Multiplexer, AUP/ULP/V Series, 1-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, PDSO6
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Maker	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia
package instruction	VSON,	VSON,	SON,	VSON,	TSSOP,
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant
series	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V
JESD-30 code	S-PDSO-N6	R-PDSO-N6	R-PDSO-N6	S-PDSO-N6	R-PDSO-G6
JESD-609 code	e3	e3	e3	e3	e3
length	1 mm	1.45 mm	1 mm	1 mm	2 mm
Logic integrated circuit type	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER
Humidity sensitivity level	1	1	1	1	1
Number of functions	1	1	1	1	1
Number of entries	2	2	2	2	2
Output times	1	1	1	1	1
Number of terminals	6	6	6	6	6
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	INVERTED	INVERTED	INVERTED	INVERTED	INVERTED
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VSON	VSON	SON	VSON	TSSOP
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR
Package form	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260	260	260	260
propagation delay (tpd)	21 ns	21 ns	21 ns	21 ns	21 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	0.5 mm	0.5 mm	0.35 mm	0.35 mm	1.1 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V
Nominal supply voltage (Vsup)	1.1 V	1.1 V	1.1 V	1.1 V	1.1 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	GULL WING
Terminal pitch	0.35 mm	0.5 mm	0.3 mm	0.35 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30	30
width	1 mm	1 mm	0.9 mm	1 mm	1.25 mm

Recommended Resources

Double tuned IF amplifier circuit for radio

Practical regulated power supply circuit diagram outputting 1A, 12V

Thyristor regulated power supply using bidirectional trigger tube

The most practical basic diagram circuit 54 - bridge temperature protection relay circuit

Basic working principle of stepper motor

Universal function generator circuit

Recruitment position in Xiamen IC design company: MCU product development engineer: Our company is recruiting senior MCU product development engineers:Job Responsibilities 1. Responsible for the development of small signal module products 2. Responsible for product schematic design a...; RichLin Recruitment

【Running posture training shoes】No.006-Bluetooth communication program design: The previous article introduced the algorithm part, posture recognition and cadence calculation . This article introduces the design process of the Bluetooth communication program. For the Bluetooth c...; sipower onsemi and Avnet IoT Innovation Design Competition

Can STM32 use a timer to control PWM output: There are two waveforms, one is wider PWM1, and the other is narrower PWM2. The requirement is that when PWM1 is at a high level, PWM2 has output, and when PWM1 is at a low level, PWM2 has no output. ...; bigbat stm32/stm8

The constant temperature crystal oscillator power supply is 5V and the output is CMOS. How to connect it to the 3.3VBANK of FPGA?: The constant temperature crystal oscillator power supply is 5V and the output is CMOS. How to connect it to the 3.3VBANK of FPGA?...; 采样电阻 FPGA/CPLD

As shown in the figure, the netlist is transferred to the PCB, and these four networks form GND_SIGNAL_20640, which is not connected to GND_SIGNAL.: [font=宋体][size=4]As shown in the figure, 6 networks are connected to GND_SIGNAL, but the GND_SIGNAL on this page of the PCB is connected together when the netlist is called, but it is not connected to...; Syber PCB Design

mpy implements partial PEP-498 (f-string) support: In the latest update ( py: Implement partial PEP-498 (f-string) support. ), most of the PEP-498 specification f-strings are implemented.In the lexer, it is implemented as a grammatical transformation ...; dcexpert MicroPython Open Source section

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components