M2V56S20AKT-7UL datasheet, PDF

Datasheet> All Categories > storage> storage> M2V56S20AKT-7UL

M2V56S20AKT-7UL: DescriptionSynchronous DRAM, 64MX4, 6ns, CMOS, PDSO64, STSOP2-64; Categorystorage storage; File Size420KB，51 Pages; ManufacturerMitsubishi; Websitehttp://www.mitsubishielectric.com/semiconductors/

Download Datasheet Parametric View All

M2V56S20AKT-7UL Overview

Synchronous DRAM, 64MX4, 6ns, CMOS, PDSO64, STSOP2-64

M2V56S20AKT-7UL Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Mitsubishi
Parts packaging code	TSOP2
package instruction	TSOP, TSSOP64,.42,16
Contacts	64
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	6 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	100 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G64
JESD-609 code	e0
length	13.1 mm
memory density	268435456 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	64
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64MX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP
Encapsulate equivalent code	TSSOP64,.42,16
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.001 A
Maximum slew rate	0.14 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.4 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	9.05 mm

Preview

Download Datasheet

View All

MITSUBISHI LSIs

SDRAM (Rev.1.31)

Single Data Rate

Apr. '02

M2V56S20/ 30/ 40 ATP

M2V56S20/ 30/ 40 AKT

256M Synchronous DRAM

Contents are subject to change without notice.

DESCRIPTION

M2V56S20ATP/ KT is a 4-bank x 16777216-word x 4-bit,

M2V56S30ATP/ KT is a 4-bank x 8388608-word x 8-bit,

M2V56S40ATP/ KT is a 4-bank x 4194304-word x 16-bit,

synchronous DRAM, with LVTTL interface. All inputs and outputs are referenced to the rising edge of

CLK. The M2V56S20/30/40AKT achieve very high speed data rate up to 100MHz (-7) , 133MHz (-6),

and are suitable for main memory or graphic memory in computer systems.

FEATURES

Max. Frequency Max. Frequency

@CL2

@CL3

M2V56S20/30/40ATP/KT-5/-5L/-5UL

M2V56S20/30/40ATP/KT-6/-6L/-6UL

M2V56S20/30/40ATP/KT-7/-7L/-7UL

133MHz

100MHz

133MHz

100MHz

Standard

PC133 (CL2)

PC133 (CL3)

PC100 (CL2)

Note: The –5L/-6L/-7L is Self-refresh low power.

The –5LU/-6UL/-7UL is Self-refresh ultra low power.

- Single 3.3v + 0.3V power supply

- Max. Clock frequency -5:PC133<2-2-2> / -6:PC133<3-3-3> / -7:PC100<2-2-2>

- Fully Synchronous operation referenced to clock rising edge

- Single Data Rate

- 4 bank operation controlled by BA0, BA1 (Bank Address)

- /CAS latency- 2/3 (programmable)

- Burst length- 1/2/4/8/full page (programmable)

- Burst type- sequential / interleave (programmable)

- Random column access

- Auto precharge / All bank precharge controlled by A10

- 8192 refresh cycles /64ms (4 banks concurrent refresh)

- Auto refresh and Self refresh

- Row address A0-12 / Column address A0-9,11(x4)/ A0-9(x8)/ A0-8(x16)

- LVTTL Interface

- Both 54-pin TSOP Package and 64-pin Small TSOP Package

M2V56S*0ATP: 0.8mm lead pitch 54-pin TSOP Package

M2V56S*0AKT: 0.4mm lead pitch 64-pin Small TSOP Package (sTSOP)

- Low Power for the Self Refresh Current ICC6 : 2.0mA (–5L,-6L,-7L)

- Ultra Low Power for the Self Refresh Current ICC6 : 1.0mA (–5UL,-6UL,-7UL)

MITSUBISHI ELECTRIC

Recommended Resources

Typical channel monitoring circuit diagram

Simple and practical air conditioning indoor fan control circuit diagram

Introducing a wide-band tube amplifier

New ZTE GDH-30 dynamic characteristics test circuit

Opto-isolated feedback amplifier circuit diagram

Power supply circuit diagram of DATAS HC-7423 color display

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components