EEWORLDEEWORLDEEWORLD

Part Number

Search

AX500-1CQG208M

Description
Field Programmable Gate Array, 5376 CLBs, 500000 Gates, 763MHz, 8064-Cell, CMOS, CQFP208, 0.50 MM PITCH, ROHS COMPLIANT, CERAMIC, QFP-208
CategoryProgrammable logic devices    Programmable logic   
File Size13MB,262 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric View All

AX500-1CQG208M Overview

Field Programmable Gate Array, 5376 CLBs, 500000 Gates, 763MHz, 8064-Cell, CMOS, CQFP208, 0.50 MM PITCH, ROHS COMPLIANT, CERAMIC, QFP-208

AX500-1CQG208M Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrosemi
package instructionGQFF, TPAK208,2.9SQ,20
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Other features500000 SYSTEM GATES AVAILABLE
maximum clock frequency763 MHz
Combined latency of CLB-Max0.84 ns
JESD-30 codeS-CQFP-F208
JESD-609 codee4
length29.21 mm
Configurable number of logic blocks5376
Equivalent number of gates500000
Number of entries115
Number of logical units8064
Output times115
Number of terminals208
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize5376 CLBS, 500000 GATES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeGQFF
Encapsulate equivalent codeTPAK208,2.9SQ,20
Package shapeSQUARE
Package formFLATPACK, GUARD RING
Peak Reflow Temperature (Celsius)245
power supply1.5,1.5/3.3,2.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height3.3 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Terminal formFLAT
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width29.21 mm
Revision 18
Axcelerator Family FPGAs
Leading-Edge Performance
350+ MHz System Performance
500+ MHz Internal Performance
High-Performance Embedded FIFOs
700 Mb/s LVDS Capable I/Os
– Voltage-Referenced I/O Standards: GTL+, HSTL Class 1,
SSTL2 Class 1 and 2, SSTL3 Class 1 and 2
– Registered I/Os
– Hot-Swap Compliant I/Os (except PCI)
– Programmable Slew Rate and Drive Strength on Outputs
– Programmable Delay and Weak Pull-Up/Pull-Down Circuits
on Inputs
Embedded Memory:
– Variable-Aspect 4,608-bit RAM Blocks (x1, x2, x4, x9, x18,
x36 Organizations Available)
– Independent, Width-Configurable Read and Write Ports
– Programmable Embedded FIFO Control Logic
Segmentable Clock Resources
Embedded Phase-Locked Loop:
– 14-200 MHz Input Range
– Frequency Synthesis Capabilities up to 1 GHz
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Debug Capability with
Microsemi Silicon Explorer II
Boundary-Scan Testing Compliant with IEEE Standard 1149.1
(JTAG)
FuseLock™ Programming Technology Protects Against
Reverse Engineering and Design Theft
Specifications
Up to 2 Million Equivalent System Gates
Up to 684 I/Os
Up to 10,752 Dedicated Flip-Flops
Up to 295 kbits Embedded SRAM/FIFO
Manufactured on Advanced 0.15
μm
CMOS Antifuse Process
Technology, 7 Layers of Metal
Single-Chip, Nonvolatile Solution
Up to 100% Resource Utilization with 100% Pin Locking
1.5 V Core Voltage for Low Power
Footprint Compatible Packaging
Flexible, Multi-Standard I/Os:
– 1.5 V, 1.8 V, 2.5 V, 3.3 V Mixed Voltage Operation
– Bank-Selectable I/Os – 8 Banks per Chip
– Single-Ended I/O Standards: LVTTL, LVCMOS, 3.3V PCI,
and 3.3 V PCI-X
– Differential I/O Standards: LVPECL and LVDS
Features
Table 1 • Axcelerator Family Product Profile
Device
Capacity (in Equivalent System Gates)
Typical Gates
Modules
Register (R-cells)
Combinatorial (C-cells)
Maximum Flip-Flops
Embedded RAM/FIFO
Number of Core RAM Blocks
Total Bits of Core RAM
Clocks (Segmentable)
Hardwired
Routed
PLLs
I/Os
I/O Banks
Maximum User I/Os
Maximum LVDS Channels
Total I/O Registers
Package
PQ
BG
FG
CQ
CG
AX125
AX250
AX500
AX1000
AX2000
125,000
82,000
672
1,344
1,344
4
18,432
4
4
8
8
168
84
504
250,000
154,000
1,408
2,816
2,816
12
55,296
4
4
8
8
248
124
744
208
500,000
286,000
2,688
5,376
5,376
16
73,728
4
4
8
8
336
168
1,008
208
484, 676
208, 352
1,000,000
612,000
6,048
12,096
12,096
36
165,888
4
4
8
8
516
258
1,548
2,000,000
1,060,000
10,752
21,504
21,504
64
294,912
4
4
8
8
684
342
2,052
256, 324
256, 484
208, 352
729
484, 676, 896
352
624
896, 1152
256, 352
624
March 2012
© 2012 Microsemi Corporation
i
Ferrite beads and inductors
In principle, a magnetic bead can be equivalent to an inductor, which refers to a pure inductor. However, a real inductor coil has distributed capacitance, which means that the inductor we use is actu...
灞波儿奔 Analogue and Mixed Signal
CircuitBrains Deluxe Development Board
The CircuitBrains Deluxe development board using stamp holes can be easily integrated into other systems.https://kevinneubauer.com/portfolio/circuitbrains-deluxe/...
dcexpert MicroPython Open Source section
Silicon Labs Development Kit Review – First Look
This period of time can really be described as a mess. My children went to school, I moved, and I changed jobs. All these things were crowded together. Now there are still boxes of things in the renta...
懒猫爱飞 Development Kits Review Area
SIMterix-Simplis~7~
[i=s]This post was last edited by xutong on 2022-10-28 14:24[/i]In power supply design, we often have to select MOS and look at the driving waveform. In most cases, the simulation software may not hav...
xutong Analog electronics
Is it because there is no system initialization function that causes the register version of the program PROTUES cannot be simulated?
[align=left][b][font=黑体][size=16pt][font=黑体]Can't PROTUES simulate the register version of the program because there is no system initialization function? [/size][/font][/b][/align][align=left][b][fon...
csz9981 stm32/stm8
[GD32E231 DIY Contest] 2. Light up a digit of the digital tube
My project is a digital clock, I want to build one first. I have some time these two days, I went to the electronic parts store and bought four red 1-inch LEDs, with a common cathode. My design is lik...
ddllxxrr GD32 MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号