EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

PK25GB40

Description
Silicon Controlled Rectifier, 25000mA I(T), 400V V(RRM)
CategoryAnalog mixed-signal IC    Trigger device   
File Size589KB,2 Pages
ManufacturerSanRex
Websitehttp://www.ecomallbiz.com/sanrex
Download Datasheet Parametric View All

PK25GB40 Overview

Silicon Controlled Rectifier, 25000mA I(T), 400V V(RRM)

PK25GB40 Parametric

Parameter NameAttribute value
MakerSanRex
package instruction,
Reach Compliance Codeunknown
Maximum DC gate trigger current50 mA
Maximum DC gate trigger voltage3 V
Quick connection description0
Description of screw terminals0
Maximum holding current50 mA
Maximum leakage current10 mA
On-state non-repetitive peak current500 A
Maximum on-state current25000 A
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Repeated peak reverse voltage400 V
Trigger device typeSCR
The Principle and Application of 32-Channel 16-Bit D/A Converter MAX5631
Abstract: This paper introduces the basic functions of MAX5631, a 32-channel 16-bit D/A converter produced by MAXIM, USA. Its three working modes and working timing are discussed in detail. A serial i...
fighting Analog electronics
[SAMR21 New Gameplay] 24. Usage of I2C
[i=s]This post was last edited by dcexpert on 2019-10-14 09:14[/i]In CircuitPython, I2C, SPI, UART and other functions are provided by the busio module, so you need to import busio before you can use ...
dcexpert MicroPython Open Source section
Compilation warning issues
I wrote a program for CPLD to drive HT1621 and defined a function. But there is a warning when compiling. Warning (10241): Verilog HDL Function Declaration warning at ht1621.v(530): function "HT1621_C...
chenbingjy FPGA/CPLD
AD17 There is a problem with copper laying on a four-layer board
Dear teachers,I drew a four-layer board and laid copper, and the following two problems occurred. Can you give me a solution? 1 For the same GND network, some boxes have no copper, while others can in...
dmyhq PCB Design
Static Timing Analysis Basics and Applications
...
至芯科技FPGA大牛 FPGA/CPLD
Cost-effective 0-10V analog signal isolation technology: based on Y capacitor isolation
The 0-10V analog signal is converted into a modulated signal by the APC chip GP9301M, and then transmitted to the PAC chip GP8101M after passing through the isolation capacitor. The GP8101M demodulate...
zjqmyron Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号