IDT70P3519S166BCGI datasheet, PDF

Datasheet> All Categories > storage> storage> IDT70P3519S166BCGI

IDT70P3519S166BCGI: DescriptionSRAM; Categorystorage storage; File Size366KB，27 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

IDT70P3519S166BCGI Overview

SRAM

IDT70P3519S166BCGI Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
package instruction	,
Reach Compliance Code	unknown

Preview

Download Datasheet

View All

Features:

◆

HIGH-SPEED 1.8V

256/128K x 36

IDT70P3519/99

SYNCHRONOUS

DUAL-PORT STATIC RAM

WITH 3.3V/2.5V/1.8V INTERFACE

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

Low Power

High-speed data access

– Commercial: 3.4 (200MHz)/3.6ns (166MHz)

– Industrial: 3.6ns (166MHz)

Selectable Pipelined or Flow-Through output mode

Dual chip enables allow for depth expansion without

additional logic

Full synchronous operation on both ports

– 5ns cycle time, 200MHz operation (14Gbps bandwidth)

– Fast 3.4ns clock to data out

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 200MHz

– Data input, address, byte enable and control registers

– Self-timed write allows fast cycle time

◆

Functional Block Diagram

FT/PIPE

1/0

0a 1a

0b 1b

0c 1c

R/W

FT/PIPE

CLK

1/0

D S

N N

E IG

M S

M E

O D

C W

E E

R N

◆

0d 1d

Counter enable and repeat features

Interrupt and Collision Detection Flags

Separate byte controls for multiplexed bus and bus

matching compatibility

Dual Cycle Deselect (DCD) for Pipelined Output Mode

1.8V (±100mV) power supply for core

LVTTL compatible,1.8V to 3.3V power supply for I/Os and

control signals on each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz

Available in a 256-pin Ball Grid Array (BGA) and 208-pin fine

pitch Ball Grid Array (fpBGA)

Supports JTAG features compliant with IEEE 1149.1

Green parts available, see ordering information

1d 0d

1c 0c

1b 0b

1a 0a

1/0

FT/PIPE

R/W

B B

0 1

L L

B B

2 3

L L

B B

1 0

1/0

Dout0-8_L

Dout9-17_L

Dout18-26_L

Dout27-35_L

Dout0-8_R

Dout9-17_R

Dout18-26_R

Dout27-35_R

1d 0d 1c 0c 1b 0b 1a 0a

0/1

0a 1a 0b 1b 0c 1c 0d 1d

0/1

FT/PIPE

abcd

dcba

256/128K x 36

MEMORY

ARRAY

I/O

- I/O

35L

Din_L

Din_R

I/O

- I/O

35R

CLK

17L(1)

17R(1)

REPEAT

ADS

CNTEN

Counter/

Address

Reg.

ADDR_L

ADDR_R

Counter/

Address

Reg.

REPEAT

ADS

CNTEN

TDI

0 L

CE1L

INTERRUPT

COLLISION

DETECTION

LOGIC

0 R

CE1R

JTAG

TDO

COL

INT

TCK

TMS

TRST

COL

INT

(2)

NOTES:

1. Address A

is a NC for the IDT70P3599.

+. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and the

sleep mode pins themselves (ZZx) are not affected during sleep mode.

CONTROL

LOGIC

(2)

7144 drw 01

JUNE 2009

DSC 7144/3

IDT70P3519S166BCGI Related Products

	IDT70P3519S166BCGI	IDT70P3519S200BCG8	IDT70P3519S166BCGI8	IDT70P3519S166BCG	IDT70P3519S166BCG8	IDT70P3519S200BCG
Description	SRAM	SRAM	SRAM	SRAM	SRAM	SRAM
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown

Recommended Resources

Automatic water inlet control circuit

High current drive oscillator flasher

Range hood automatic controller circuit

Galanz WD800B, WD800BS computerized barbecue microwave oven circuit diagram

AD7524 bipolar application circuit

Ultrasonic sensor thyristor drive circuit

TI Industrial Month Reading Check-in Plan Three lucky draw opportunities are waiting for you~: [align=left][font=微软雅黑][size=3][b][color=black]TI [/color][/b][b][color=black]Industrial Month Reading Card Plan[/color][/b][/size][/font][/align][align=left][b][color=black][font=微软雅黑][size=3]Three l...; EEWORLD社区 TI Technology Forum

There is a section of LCD code in the atomic stm32f1 tutorial that is not clear, please help me take a look: Why does this code need to write 0x0000? Why can I read the ID by writing 0x0000? The read ID command in the ILI9341 manual is clearly D3? !...; shijizai stm32/stm8

A multifunctional data acquisition system based on USB and FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Can GaN technology create superior RF crystals?: Conceptually, field effect transistors (FETs) built with GaN are similar to transistors built with other semiconductor materials such as GaAs, indium phosphide (InP), or Si using a gate contact or nod...; alan000345 RF/Wirelessly

Today at 10:00 AM R&S Live Broadcast with Prizes [USB 3.2 Compliance Test]: Today at 10:00 AM RS Live Broadcast with Prizes [USB 3.2 Compliance Test][Live broadcast time] This morning 10:00-11:10 (admission starts at 9:50)[How to watch] Scan the QR code below with WeChat on y...; EEWORLD社区 Integrated technical exchanges

EtherCAT Interface Reference Design for High-Performance MCUs: This reference design demonstrates how to connect a C2000 Delfino MCU to an EtherCAT ET1100 slave controller. The interface supports a demultiplexed address/data bus for maximum bandwidth and minimum ...; 灞波儿奔 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components