74LVT16374ADGG,512 datasheet, PDF

Datasheet> All Categories > logic> logic> 74LVT16374ADGG,512

74LVT16374ADGG,512: Description74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48-Pin; Categorylogic logic; File Size235KB，14 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com

Download Datasheet Parametric Compare View All

74LVT16374ADGG,512 Overview

74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48-Pin

74LVT16374ADGG,512 Parametric

Parameter Name	Attribute value
Brand Name	Nexperia
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP48,.3,20
Contacts	48
Manufacturer packaging code	SOT362-1
series	LVT
JESD-30 code	R-PDSO-G48
JESD-609 code	e4
length	12.5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Maximum Frequency@Nom-Sup	150000000 Hz
MaximumI(ol)	0.064 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP48,.3,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Sup	5 ns
propagation delay (tpd)	5.6 ns
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	BICMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	6.1 mm

74LVT16374ADGG,512 Related Products

	74LVT16374ADGG,512	74LVT16374ADGG,112	74LVT16374AEV,157	74LVT16374AEV,151	74LVTH16374ADGG,11	74LVTH16374ADGG,51	74LVTH16374ADGG,12
Description	74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48-Pin	74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48-Pin	BGA 56-Pin	BGA 56-Pin	74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48-Pin	74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48-Pin	74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48-Pin
Brand Name	Nexperia	Nexperi	Nexperia	Nexperia	Nexperia	Nexperia	Nexperia
Parts packaging code	TSSOP	TSSOP	BGA	BGA	TSSOP	TSSOP	TSSOP
package instruction	TSSOP, TSSOP48,.3,20	TSSOP,	VFBGA, BGA56,6X10,25	VFBGA, BGA56,6X10,25	TSSOP,	TSSOP,	TSSOP,
Contacts	48	48	56	56	48	48	48
Manufacturer packaging code	SOT362-1	SOT362-1	SOT702-1	SOT702-1	SOT362-1	SOT362-1	SOT362-1
series	LVT	LVT	LVT	LVT	LVT	LVT	LVT
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PBGA-B56	R-PBGA-B56	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48
length	12.5 mm	12.5 mm	7 mm	7 mm	12.5 mm	12.5 mm	12.5 mm
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
Humidity sensitivity level	1	1	2	2	1	1	1
Number of digits	8	8	8	8	8	8	8
Number of functions	2	2	2	2	2	2	2
Number of ports	2	2	2	2	2	2	2
Number of terminals	48	48	56	56	48	48	48
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	VFBGA	VFBGA	TSSOP	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	240	240	260	260	260
propagation delay (tpd)	5.6 ns	5.6 ns	5.6 ns	5.6 ns	5.6 ns	5.6 ns	5.6 ns
Maximum seat height	1.2 mm	1.2 mm	1 mm	1 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	BALL	BALL	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.65 mm	0.65 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	DUAL	DUAL	BOTTOM	BOTTOM	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	NOT SPECIFIED	20	20	30	30	30
width	6.1 mm	6.1 mm	4.5 mm	4.5 mm	6.1 mm	6.1 mm	6.1 mm
JESD-609 code	e4	e4	e0	-	e4	-	-
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Lead (Sn63Pb37)	-	Nickel/Palladium/Gold (Ni/Pd/Au)	-	-
Reach Compliance Code	-	compli	-	-	compliant	compliant	compliant

Recommended Resources

line amplifier

Wireless remote control dimmer switch circuit

PI regulator circuit

High voltage power grid automatic control security circuit

No power supply light control switch circuit diagram

Three-phase motor phase failure overcurrent protection circuit

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Electromagnetic compatibility design of DSP digital control system: Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...; JasonYoo RF/Wirelessly

DDR signal classification: 1. DDR types: According to data bits: 4-bit, 8-bit, 16-bit, 32-bit, 64-bit. Currently, 8-bit, 16-bit, and 32-bit are the most commonly used. 2. DDR signal types: According to data bits: 4-bit, 8-bit, ...; neolee08 Automotive Electronics

Purgatory Legend-FIFO Battle: Purgatory Legend-FIFO Battle...; zxopenljx FPGA/CPLD

How bias circuit works!!!: Please explain the working principle of bias circuit! ! !...; 模拟ic是个ken Analog electronics

Is the comprehensive solution an anesthetic that corrodes engineers or a ginseng fruit that enhances abilities?: origin Total Solution was not invented by the original IC manufacturer. This neutral solution design service was originally provided by IC agents to promote all the products they represented into cert...; frozenviolet Automotive Electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components