531KA405M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531KA405M000DGR

531KA405M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 405MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KA405M000DGR Overview

CMOS/TTL Output Clock Oscillator, 405MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KA405M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	405 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AC non-contact automatic voltage regulator circuit

LA3220 audio IC circuit

Experimental switching power supply circuit

Electronic combination lock circuit diagram

Voltage stabilizing circuit diagram using TL499A

Computer motherboard circuit diagram 820 1_39

I would like to ask if there is a difference between ISE calling Modelsim post-simulation and Modelsim post-simulation alone. Which one should be used?: I recently found that the results of using ISE10.1 to call Modelsim SE 6.5 for timing simulation (Post-Route Simulation) are different from the results of using the same netlist file and sdf file to r...; cook246 FPGA/CPLD

How to judge whether the operational amplifier of this circuit is in the amplification state: This is a parallel voltage regulator circuit, but I don't understand how to judge whether the op amp is in the amplification state, and how the feedback circuit works? Please help experts:surrender:...; hsfx Analog electronics

Xunwei iTOP3399 development board QT system PCIE 4G transplantation-compilation program: The supporting materials are in the directory of "iTOP-3399 Development Materials Summary (excluding CD materials)\10_iTOP-3399 Development Board Linux System Development\PCIE 4G Module Test.zip" on t...; 饥饿又奈奈66 ARM Technology

Live Review: Typical Applications of ADI Switch/Multiplexer Series Products on July 21: Live broadcast time: July 21 (Thursday) 10:00-11:30 amLive broadcast topic: Typical applications of ADI switch/multiplexer series productsWatch replay: Click to watch ppt download: click to download Q...; EEWORLD社区 Analog electronics

Anxinke NB-IoT module evaluation - sleep power test: According to the description in the document " EC-01 Series Module AT Instruction Set", this development board can support multiple sleep modes. According to the " EC-01F Development Board Schematic D...; tobot RF/Wirelessly

RF ATZB-900-B0R 1000 yuan: I did a cross-validation on ATZB-900-B0R, and it didn't work even after I bought a new one. Should I crack the program in ATML? If I can solve it, I'll pay 1,000 yuan for tea. I welded the shell off....; Jeffzhangzh8 Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components