531FA184M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FA184M000DGR

531FA184M000DGR: DescriptionLVDS Output Clock Oscillator, 184MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA184M000DGR Overview

LVDS Output Clock Oscillator, 184MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA184M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	184 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Interface circuit between CMOS and HTL a

Refrigerator temperature display circuit with switch control

555 electronic Christmas tree circuit

M50126P (TV) infrared remote control receiving circuit

electronic fish trap

Computer motherboard circuit diagram 830_06

Download kicad library files: In the process of drawing circuit diagrams, the component library is very important. Creating a new component library is time-consuming, labor-intensive, and error-prone. Therefore, if there is a reli...; qwqwqw2088 PCB Design

ADC conversion with 1M sampling rate: Dear forum friends, I have a bad thing recently. There is a signal waveform that looks like the one in the picture. The signal rise time (10%-90%) is less than 1us, the top is about 1us wide, the peri...; 呜呼哀哉 Analog electronics

Loto practical tips (8) Fuse measurement using an oscilloscope with a current probe: This article uses a LOTO oscilloscope and a 5A current probe to test the protection curves of two common types of fuses. One is a blown type, and the other is a self-recovering type. We usually need t...; LOTO2018 Test/Measurement

About the CRC enable problem of stm32f207: When porting emwin, you need to turn on CRC. Use RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_CRC,ENABLE); when turning it on, it prompts that RCC_AHB1PeriphClockCmd is undefined. I would like to ask the mas...; linlinlinxf stm32/stm8

Small base stations, a powerful tool to solve the pain points of 5G networks: Small base stations are much smaller than traditional macro base stations in terms of product form, transmission power, and coverage. They are used to cover traffic hotspots. In the construction of 5G...; 兰博 RF/Wirelessly

How to automate the test of electromagnetic relays? (Experience sharing - Part 1): This content is originally created by EEWORLD forum user Zhao Jun 2019. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source Electroma...; 赵君2019 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components