T7S7016.54KDN datasheet, PDF - EEWORLD Datasheet

T7S7016.54KDN: DescriptionSilicon Controlled Rectifier, 1020.5A I(T)RMS, 100V V(RRM), 1 Element, T7H, 3 PIN; CategoryAnalog mixed-signal IC Trigger device; File Size405KB，3 Pages; ManufacturerPOWEREX; Websitehttp://www.pwrx.com/Home.aspx

Download Datasheet Parametric View All

T7S7016.54KDN Overview

Silicon Controlled Rectifier, 1020.5A I(T)RMS, 100V V(RRM), 1 Element, T7H, 3 PIN

Parameter Name	Attribute value
Maker	POWEREX
package instruction	DISK BUTTON, O-CEDB-N2
Contacts	3
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	FAST
Nominal circuit commutation break time	40 µs
Configuration	SINGLE
Maximum DC gate trigger current	75 mA
JESD-30 code	O-CEDB-N2
Number of components	1
Number of terminals	2
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	ROUND
Package form	DISK BUTTON
Certification status	Not Qualified
Maximum rms on-state current	1020.5 A
Repeated peak reverse voltage	100 V
surface mount	YES
Terminal form	NO LEAD
Terminal location	END
Trigger device type	SCR

【Iprober 520 Current Probe】Evaluation Report (Part 3) Practical Circuit Application: This test content: For a circuit board in the laboratory, try to test the switch tube current, cooperate with the voltage probe to obtain the switching loss waveform, and summarize the usage experienc...; shzhbchina Test/Measurement

EEWORLD University - Isolated Gate Driver Challenges and Solutions: Isolated Gate Driver Challenges and Solutions : https://training.eeworld.com.cn/course/5023...; wanglan123 Talking

EEWORLD University Hall----Live playback: The latest low-power 5GHz dual-band Wi-Fi MCU fully meets high security standards: Live playback: The latest low-power 5GHz dual-band Wi-Fi MCU, fully meeting high security standards : https://training.eeworld.com.cn/course/5066...; hi5 Integrated technical exchanges

FPGA Simple Design Method for Efficient Design: Minimalistic design method for efficient design In the previous section, we described Ming Deyang's general design method. In the process of explaining the case, we drew a lot of waveform diagrams. So...; mdy-吴伟杰 FPGA/CPLD

Design of filter circuit: [size=4] After the alternating current is rectified by the diode, the direction becomes single, but the size (current intensity) is still in a state of constant change. This kind of pulsating direct c...; fish001 Analogue and Mixed Signal

Experience TouchGFX with rewards and start your creative GUI journey: [align=left][color=rgb(0, 0, 0)][font=sans-serif][size=4]Friends who are interested in GUI design, please have a look! ST invites you to experience TouGFX design tool for free, unleash your creativity...; okhxyyo stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components