AS7C25512PFD36A-166BCN datasheet, PDF

Datasheet> All Categories > storage> storage> AS7C25512PFD36A-166BCN

AS7C25512PFD36A-166BCN: DescriptionStandard SRAM, 512KX36, 3.5ns, CMOS, PBGA165, LEAD FREE, BGA-165; Categorystorage storage; File Size576KB，24 Pages; ManufacturerALSC [Alliance Semiconductor Corporation]; Environmental Compliance

Download Datasheet Parametric View All

AS7C25512PFD36A-166BCN Overview

Standard SRAM, 512KX36, 3.5ns, CMOS, PBGA165, LEAD FREE, BGA-165

AS7C25512PFD36A-166BCN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Parts packaging code	BGA
package instruction	TBGA, BGA165,11X15,40
Contacts	165
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B165
JESD-609 code	e3/e6
length	15 mm
memory density	18874368 bit
Memory IC Type	STANDARD SRAM
memory width	36
Number of functions	1
Number of terminals	165
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	2.5 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum standby current	0.04 A
Minimum standby current	2.38 V
Maximum slew rate	0.29 mA
Maximum supply voltage (Vsup)	2.625 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	PURE MATTE TIN/TIN BISMUTH
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
width	13 mm
Base Number Matches	1

Preview

Download Datasheet

View All

March 2004

AS7C25512PFD32A

AS7C25512PFD36A

2.5V 512K

32/36 pipelined burst synchronous SRAM

Features

•

Organization: 524,288 words × 32 or 36 bits

Fast clock speeds to 166 MHz in LVTTL/LVCMOS

Fast clock to data access: 3.5/3.8 ns

Fast OE access time: 3.5/3.8 ns

Fully synchronous register-to-register operation

Dual-cycle deselect

• Single-cycle deselect also available (AS7C251MPFS18A,

AS7C25512PFS32A/AS7C25512PFS36A)

Asynchronous output enable control

Available in 100-pin TQFP package and 165-ball BGA

Individual byte write and global write

Multiple chip enables for easy expansion

•

2.5V core power supply

Linear or interleaved burst control

Snooze mode for reduced power-standby

Common data inputs and data outputs

Boundary scan using IEEE 1149.1 JTAG function

NTD™

pipelined architecture available

(AS7C251MNTD18A, AS7C25512NTD32A/

AS7C25512NTD36A)

•

1 NTD™ is a trademark of Alliance Semiconductor Corporation. All trade-

marks mentioned in this document are the property of their respective

owners.

Logic block diagram

LBO

CLK

ADV

ADSC

ADSP

A[18:0]

CLK

CLR

Address

CLK

Burst logic

512K × 32/36

Memory

array

GWE

BWE

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Byte write

registers

CLK

Enable

CLK

Power

down

Enable

delay

CLK

36/32

CE0

CE1

CE2

Output

registers

CLK

Input

registers

CLK

36/32

DQ[a:d]

Selection guide

Minimum cycle time

Maximum clock frequency

Maximum clock access time

Maximum operating current

Maximum standby current

Maximum CMOS standby current (DC)

-166

166

3.5

290

-133

7.5

133

3.8

270

Units

MHz

3/25/04, v. 1.0

Alliance Semiconductor

1 of 24

AS7C25512PFD32A

AS7C25512PFD36A

Functional description

The AS7C25512PFD32A/36A is a high-performance CMOS 16-Mbit synchronous Static Random Access Memory (SRAM) device

organized as 524,288 words x 32/36. It incorporates a two-stage register-register pipeline for highest frequency on any given technology.

Fast cycle times of 6/7.5 ns with clock access times (t

) of 3.5/3.8 ns enable 166 MHz and 133 MHz bus frequencies. Three chip enable

(CE) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe (ADSC), or the

processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent internally generated burst addresses.

Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip address register

when ADSP is sampled low, the chip enables are sampled active, and the output buffer is enabled with OE. In a read operation, the data

accessed by the current address registered in the address registers by the positive edge of CLK are carried to the data-out registers and driven

on the output pins on the next positive edge of CLK. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on all

subsequent clock edges. Address is incremented internally for the next access of the burst when ADV is sampled low and both address

strobes are high. Burst mode is selectable with the LBO input. With LBO unconnected or driven high, burst operations use an interleaved

count sequence. With LBO driven low, the device uses a linear count sequence.

Write cycles are performed by disabling the output buffers with OE and asserting a write command. A global write enable GWE writes all 32/

36 regardless of the state of individual BW[a:d] inputs. Alternately, when GWE is high, one or more bytes may be written by asserting BWE

and the appropriate individual byte BWn signals.

BWn is ignored on the clock edge that samples ADSP low, but it is sampled on all subsequent clock edges. Output buffers are disabled when

BWn is sampled LOW regardless of OE. Data is clocked into the data input register when BWn is sampled low. Address is incremented

internally to the next burst address if BWn and ADV are sampled low. This device operates in double-cycle deselect feature during read

cycles.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP

follow.

• ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.

• WE signals are sampled on the clock edge that samples ADSC low (and ADSP high).

• Master chip enable CE0 blocks ADSP, but not ADSC.

The AS7C25512PFD32A/36A family operates from a core 2.5V power supply. These devices are available in a 100-pin TQFP and 165-ball

BGA.

TQFP and BGA capacitance

Parameter

Input capacitance

I/O capacitance

Symbol

I/O

Test conditions

= 0V

OUT

= 0V

Min

Max

Unit

TQFP and BGA thermal resistance

Description

Thermal resistance

(junction to ambient)

Thermal resistance

(junction to top of case)

1 This parameter is sampled

Conditions

1–layer

Test conditions follow standard test

methods and procedures for measuring

thermal impedance, per EIA/JESD51

4–layer

Symbol

Typical

Units

°C/W

3/25/04, v. 1.0

Alliance Semiconductor

4 of 24

Recommended Resources

TDA1510 power amplifier application 01

Narcissus brand BD-110BD-115 refrigerator circuit

Touch relay circuit diagram

Musical refrigerator door closing reminder circuit

The working principle of 555 astable multivibrator mode

Electronic thermostat circuit for liquids

Gods, why do you remind me to add a semicolon in front? ?: ...; wxcWXC123 51mcu

CMD file analysis in CCS: The gel file mainly includes the initialization work of PLL, DDR, etc. You can see the details by looking at the gel source code; CMD is mainly used to define the memory division and the storage locat...; fish001 Microcontroller MCU

What is UWB and why is it in my phone?: In this article, we will explore: What is Ultra Wideband? What is it used for? How is ultra-wideband technology used in mobile phones? What this means to you. What is UWB and why should you care?Googl...; 兰博 RF/Wirelessly

GD32E231 incense machine control board: [i=s]This post was last edited by Xiaotao Electronics on 2019-6-23 15:59[/i]IntroductionThe control board of the incense machine is based on GD32E231 as the main control, and uses timers and PWM to co...; 小涛电子 GD32 MCU

SPI interface oled screen driver based on pic18f25k22 microcontroller: void SPI_PORT_INIT(void){TRISBbits.TRISB3=0;//SDO2TRISBbits.TRISB1=0;//SCK2TRISAbits.TRISA6=0;//D/CTRISAbits.TRISA7=0;//RESANSELBbits.ANSB3=0;ANSELBbits.ANSB1=0;}void OLED_SPI_INIT(void){SSP2CON1=0X30...; charles.xiong Microchip MCU

Understanding of USB-Serial, USB to Serial, USB-UART, PL2303, CH340, etc.: [size=4][color=#000000][backcolor=white]First, let me introduce two things, USB and RS232: [/backcolor][/color][/size] [size=4][color=#000000][backcolor=white] [/backcolor][/color][/size] [size=4][col...; fish001 Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components