EEWORLDEEWORLDEEWORLD

Part Number

Search

75844-829-54LF

Description
Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size230KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

75844-829-54LF Overview

Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

75844-829-54LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionLEAD FREE
Reach Compliance Codecompliant
ECCN codeEAR99
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL
Contact completed and terminatedGOLD (15) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number75844
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts54
UL Flammability Code94V-0
Base Number Matches1
PDS: Rev :BW
STATUS:Released
Printed: Apr 01, 2014
Questions about the PIOR register of Renesas MCU R7F0C004
Hi, I recently encountered a problem. When developing a project, the hardware P60 P61 used ordinary io for iic simulation, P32 was used as a 38k pwm output, and P126 was used as another 4MHz pwm outpu...
wdliming Renesas Electronics MCUs
I have a LPV821 chip in my hand, and the teacher asked me to compare the package size
Um, I don’t know what the teacher means. . . . The pads are already drawn, so what can we compare with the actual chip? . . . If we need to compare, how should we compare? Thank you for the comments. ...
asyua TI Technology Forum
Research on FFT Implementation Using FPGA
...
至芯科技FPGA大牛 FPGA/CPLD
The virtual machine Ubuntu system runs C language code and Python code
# The virtual machine Ubuntu system runs C language code and Python code## Ubuntu runs C language### 1. Run the Ubuntu system on the virtual machine and enter the Ubuntu system after entering the pass...
bqgup Innovation Lab
ADC_DAC Basics
ADC_DAC Basics...
雷北城 EE_FPGA Learning Park
[Help] How should I set the pull-up or pull-down resistor for ZYNQ's MIO?
In vivado, the PullType of MIO20 is pull-up. I want to remove the pull-up or change it to pull-down, but these parameters cannot be modified. I also did not find the function to set the pull-up or pul...
littleshrimp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号