EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-10407204CB

Description
Board Connector, 80 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

51760-10407204CB Overview

Board Connector, 80 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-10407204CB Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresTERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length4.45 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact arrangementS72P8
Contact to complete cooperationGOLD (30) OVER NICKEL (50)
Contact completed and terminatedTIN LEAD (100) OVER NICKEL (50)
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
DIN complianceNO
Dielectric withstand voltage2500VDC V
Durability200 Cycles
Filter functionNO
IEC complianceNO
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number51760
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Number of rows loaded4
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.154 inch
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts80
UL Flammability Code94V-0
Evacuation force-minimum value.17792 N
Base Number Matches1
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
(FPGA Experiment 5): Verilog HDL language digital tube clock (hours, minutes, seconds)
[i=s] This post was last edited by bqgup on 2019-4-26 19:51 [/i] [postbg]3.jpg[/postbg][font=黑体][size=5]Digital tube clock written in Verilog HDL language[/size][/font][font=黑体][size=5] [/size][/font]...
bqgup Innovation Lab
ADI amplifier design practice 125 questions and answers, sharing materials
ADI amplifier design practice 125 questions and answers, sharing materials...
勤奋 ADI Reference Circuit
Link error for MSP-EXP430F5438_User_Expertience
We purchased several M430F5438A development boards and hope to develop FFT. However, when using the MSP-EXP430F5438 _User_Expertience (slac2271) provided by TI, the link error is as follows: “ Linking...
fish001 Microcontroller MCU
Interchangeable ESP12-E cards
Imagine being able to change your project MCU card according to your needs, almost like upgrading your computerhttps://www.hackster.io/MakerIoT2020/interchangeable-esp12-e-card-074268...
dcexpert MicroPython Open Source section
Several Problems on Logarithmic Operation Circuit
Why can't the internal resistance of a diode be ignored when the current is large? According to 1/rbe being approximately equal to Id/Ut, shouldn't the internal resistance be smaller when the current ...
msddw Analog electronics
Which side is the high bit after the bit concatenation operator is completed?
Which side is the high bit after the bit concatenation operator is completed? As the title: read_en_dly = 3'd0; read_en = 1'b1; read_en_dly = {read_en_dly[1:0],read_en}; After the above three statemen...
1nnocent EE_FPGA Learning Park

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号