EEWORLDEEWORLDEEWORLD

Part Number

Search

XC2S30-5CS144I

Description
Field Programmable Gate Array, 216 CLBs, 30000 Gates, 263MHz, 972-Cell, CMOS, PBGA144, CHIP SCALE, BGA-144
File Size76KB,6 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XC2S30-5CS144I Online Shopping

Suppliers Part Number Price MOQ In stock  
XC2S30-5CS144I - - View Buy Now

XC2S30-5CS144I Overview

Field Programmable Gate Array, 216 CLBs, 30000 Gates, 263MHz, 972-Cell, CMOS, PBGA144, CHIP SCALE, BGA-144

XC2S30-5CS144I Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1544609784
Parts packaging codeBGA
Contacts144
Reach Compliance Codenot_compliant
Country Of OriginTaiwan
ECCN codeEAR99
Factory Lead Time52 weeks
Samacsys ManufacturerXILINX
Samacsys Modified On2022-06-22 13:28:30
YTEOL3
maximum clock frequency263 MHz
Combined latency of CLB-Max0.7 ns
JESD-30 codeS-PBGA-B144
JESD-609 codee0
length12 mm
Humidity sensitivity level3
Configurable number of logic blocks216
Equivalent number of gates30000
Number of entries96
Number of logical units972
Output times92
Number of terminals144
Maximum operating temperature100 °C
Minimum operating temperature-40 °C
organize216 CLBS, 30000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA144,13X13,32
Package shapeSQUARE
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)240
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width12 mm
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
0
R
Spartan-IIE 1.8V FPGA
Automotive XA Product Family:
Introduction and Ordering
0
DS106-1 (v2.0) August 9, 2013
0
Product Specification
Guaranteed to meet full electrical specifications over
T
J
= –40°C to +125°C
Second generation ASIC replacement technology
- Densities as high as 6,912 logic cells with up to
300,000 system gates
- Very low cost
System-level features
- SelectRAM+™ hierarchical memory:
·
16 bits/LUT distributed RAM
·
Configurable 4K-bit true dual-port block RAM
·
Fast interfaces to external RAM
- Dedicated carry logic for high-speed arithmetic
- Efficient multiplier support
- Cascade chain for wide-input functions
- Abundant registers/latches with enable, set, reset
- Four dedicated DLLs for advanced clock control
·
Eliminate clock distribution delay
·
Multiply, divide, or phase shift
- Four primary low-skew global clock distribution nets
- IEEE 1149.1 compatible boundary scan logic
Versatile I/O and packaging
- Low-cost packages available in all densities
- 19 high-performance interface standards
·
LVTTL, LVCMOS, HSTL, SSTL, AGP, CTT, GTL
·
LVDS and LVPECL differential I/O
- Up to 120 differential I/O pairs that can be input,
output, or bidirectional
Fully supported by powerful Xilinx ISE development
system
- Fully automatic mapping, placement, and routing
- Integrated with design entry and verification tools
- Extensive IP library including DSP functions
Introduction
The Xilinx Automotive (XA) Spartan™-IIE 1.8V Field-Pro-
grammable Gate Array family is specifically designed to
meet the needs of high-volume, cost-sensitive automotive
electronic applications. The family gives users high perfor-
mance, abundant logic resources, and a rich feature set, all
at an exceptionally low price. The five-member family offers
densities ranging from 50,000 to 300,000 system gates, as
shown in
Table 1.
System performance is supported beyond
200 MHz.
Spartan-IIE devices deliver more gates, I/Os, and features
per dollar than other FPGAs by combining advanced pro-
cess technology with a streamlined architecture based on
the proven Virtex™-E platform. Features include block RAM
(to 64K bits), distributed RAM (to 98,304 bits), 19 selectable
I/O standards, and four DLLs (Delay-Locked Loops). Fast,
predictable interconnect means that successive design iter-
ations continue to meet timing requirements.
XA devices are available in both the extended-temperature
Q-grade (-40
°
C to +125
°
C) and industrial I-grade (-40
°
C to
+100
°
C) and are qualified to the industry-recognized
AEC-Q100 standard.
The XA Spartan-IIE family is a superior alternative to
mask-programmed ASICs. The FPGA avoids the initial cost,
lengthy development cycles, and inherent risk of conven-
tional ASICs. Also, FPGA programmability permits design
upgrades in the field with no hardware replacement neces-
sary (impossible with ASICs).
Features
AEC-Q100 device qualification and full PPAP support
available in both extended temperature Q-grade and
I-grade
Table 1:
XA Spartan-IIE FPGA Family Members
Logic
Cells
1,728
2,700
3,888
5,292
6,912
Typical
System Gate Range
(Logic and RAM)
23,000 - 50,000
37,000 - 100,000
52,000 - 150,000
71,000 - 200,000
93,000 - 300,000
CLB
Array
(R x C)
16 x 24
20 x 30
24 x 36
28 x 42
32 x 48
Total
CLBs
384
600
864
1,176
1,536
Maximum
Available
User I/O
(1)
102
102
182
182
182
Maximum
Differential
I/O Pairs
83
86
114
120
120
Distributed
RAM Bits
24,576
38,400
55,296
75,264
98,304
Block
RAM Bits
32K
40K
48K
56K
64K
Device
XA2S50E
XA2S100E
XA2S150E
XA2S200E
XA2S300E
Notes:
1. User I/O counts include the four global clock/user input pins. See details in
Table 3, page 5
© 2002–2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS106-1 (v2.0) August 9, 2013
Product Specification
www.xilinx.com
1
Live: EEWorld & Lenovo Industrial Intelligent Development Board Lee SBC Technology Salon (Shenzhen, today 13:00-16:00)
Event time: Today 13:00-16:00 {:1_102:}[font=微软雅黑][size=4]Today 13:00-16:00, Lenovo, a leading global smart device manufacturer, will meet with EEWorld Shenzhen netizens on the second floor of WAKEUP ...
nmg Talking
Design of impedance matching network for broadband antenna
Antennas are devices that transmit or receive electromagnetic waves. The quality of matching directly affects the antenna's standing wave ratio (SWR) and antenna efficiency, and even determines the su...
Jacktang RF/Wirelessly
About the load problem of active crystal oscillator
I've seen in the documentation of most CMOS output active crystal oscillators that they need to be connected to a 15pf load capacitor. If this load capacitor is not connected, will there be any impact...
fdingy Analog electronics
[National Technology N32G430] 2. Data and environment installation
【National Technology N32G430】1. Unboxing - Domestic Chip Exchange - Electronic Engineering World - Forum (eeworld.com.cn) The development environment of this development board is developed under keil....
lugl4313820 Domestic Chip Exchange
LoRa network topology diagram
LoRa technology is applicable to the following scenarios: tunnel communication, power grid monitoring, data collection of electricity meters, water meters, etc., smart agriculture, smart water conserv...
Aguilera RF/Wirelessly
Questions about photodiode amplifier circuit
As shown in the figure, the photodiode amplifier circuit (circuit C), according to the virtual short, the voltage at point A is 0. At this time, the voltages at both ends of the photodiode are 0. And ...
xiaxingxing Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号